

## PATENT ABSTRACTS OF JAPAN

(11)Publication number : 2001-290700

(43)Date of publication of application : 19.10.2001

(51)Int.Cl. G06F 12/02

G06F 5/06

G06F 12/00

G06F 13/38

(21)Application number : 2000-106780

(71)Applicant : MITSUBISHI ELECTRIC CORP

(22)Date of filing : 07.04.2000

(72)Inventor : OBARA JUNKO

KAWAI HIROYUKI

INOUE YOSHITSUGU


STREITENBERGER ROBERT

### (54) OUTPUT FIFO DATA TRANSFER CONTROLLER

(57)Abstract:

**PROBLEM TO BE SOLVED:** To provide an output FIFO data transfer controller, capable of accelerating a data transfer processing speed, while efficiently utilizing FIFO areas by unnecessitating the confirmation of empty areas in a FIFO by means of a program.

**SOLUTION:** An output FIFO data transfer controller 42 is provided with an instruction analyzing part 50 for calculating the amount of data to be transferred by analyzing the instruction of data transfer to an output FIFO storage device 44 provided with plural banks, data count parts 52 and 54 for calculating the amount of data written in the banks under outputting from the data amount calculated by the instruction analyzing part 50 and outputting a decision flag showing whether the free capacity of the bank under outputting satisfies prescribed conditions or not and a full check part 56 for prohibiting the processing of the next instruction, until resetting the decision flag from the data count parts 52 and 54 or full flag outputted from the output FIFO storage device 44.



\* NOTICES \*

JPO and INPIT are not responsible for any damages caused by the use of this translation.

1. This document has been translated by computer. So the translation may not reflect the original precisely.
2. \*\*\*\* shows the word which can not be translated.
3. In the drawings, any words are not translated.

---

CLAIMS

---

[Claim(s)]

[Claim 1] An output FIFO data transfer controller comprising:

Consist of two or more banks and a data transfer instruction by a computing unit to an output FIFO storage which has a function which outputs a full flag when a bank next to a bank under writing is a full state is analyzed, While computing data volume transmitted, from data volume computed by a command analysis circuit written in said output FIFO storage, and said command analysis circuit, the data concerned. Data count circuits which compute data volume written in a bank under output, judge whether an availability of a bank under said output satisfies predetermined conditions, and output a decision flag.

A full checking circuit which forbids processing of the next command until said full flag outputted from a decision flag or said output FIFO storage from said data count circuits is reset.

[Claim 2] Said data count circuits from data volume computed by said command analysis circuit. The output FIFO data transfer controller according to claim 1 which computes data volume written in a bank under output, judges whether conditions of being more than the maximum data volume which an availability of a bank under said output can transmit at once are satisfied, and outputs a decision flag.

[Claim 3] An output FIFO data transfer controller comprising:

A command analysis circuit which writes the data concerned in said output FIFO storage while computing data volume transmitted by analyzing a data transfer instruction by a computing unit to an output FIFO storage which outputs a read signal which shows the number of data read when data was read.

Data volume computed by said command analysis circuit.

Data count circuits which compute an availability of said output FIFO storage, judge whether an availability of said output FIFO storage satisfies predetermined conditions, and output a decision flag from said read signal.

A full checking circuit which forbids processing of the next command until a decision flag from said data count circuits is reset.

[Claim 4] The output FIFO data transfer controller according to claim 3 with which said output FIFO storage includes two or more banks.

[Claim 5] The output FIFO data transfer controller according to claim 3 including a bank with said single output FIFO storage.

[Claim 6] Data volume with which said data count circuits were computed by said command

analysis circuit, An availability of said output FIFO storage is computed from said read signal, The output FIFO data transfer controller according to any one of claims 3 to 5 which judges whether conditions of being more than the maximum data volume which an availability of said output FIFO storage can transmit at once are satisfied, and outputs a decision flag.

---

## DETAILED DESCRIPTION

---

[Detailed Description of the Invention]

[0001]

[Field of the Invention]In a processor with two or more computing units, this invention the transmission at the time of transmitting arbitrary numbers of data to an output unit via a pushup storage (only referred to as "FIFO" below.) with one command about the output FIFO data transfer controller for controlling especially, It is related with the output FIFO data transfer controller which can prevent overflow of FIFO.

[0002]

[Description of the Prior Art]In the processor etc. which have two or more computing units, in order to absorb the difference of processing timing with an output unit, FIFO is used. The processor 140 concerning a Prior art with reference to drawing 22, The output of two or more computing units 40, the output FIFO data transfer controller 142 which undergoes the output of the computing unit 40, and the output FIFO data transfer controller 142 is held temporarily, and output FIFO44 for outputting to the output unit 46 is included.

[0003]The instruction analyzing section 150 for the output FIFO data transfer controller 142 to analyze the write instruction of output FIFO44, The data counting part 152 for counting the number of the data written in output FIFO44, The check flag generation part 154 for generating the flag for investigating whether output FIFO44 is Full and the Full check part 156 for judging whether output FIFO44 is in a Full state based on the Full flag which the check flag generation part 154 generated are included.

[0004]With reference to drawing 23, this output FIFO data transfer controller 142 operates as follows. First, the instruction analyzing section 150 analyzes the write-in command to output FIFO44 from the computing unit 40, and writes data in output FIFO44 (Step 1.). By the following explanation, a "step" is only indicated to be "S". . The data counting part 152 counts the data number written in output FIFO44 by what (S2) a count \*\*\*\*\*ed for whenever data is written in output FIFO44 by the instruction analyzing section 150. The check flag generation part 154 sets a check flag (fullcheck), when the value of the count of the data counting part 152 is more than the size of output FIFO44.

[0005]On the other hand, in output FIFO44, when the writing to the bank next to the bank under present writing is not made, by setting flag OFIFO\_full\_flag shows it. The Full check part 156 takes the logical product of OFIFO\_full\_flag and fullcheck, when the result is 1, judges with the writing of output FIFO44 being impossible, and sets the value of the flag fullcheck as 1 (S3). therefore, the Full check part 156 stops the writing of output FIFO44 by the next command until all the data of the following bank of output FIFO44 is read in this case, the following bank serves as empty, and OFIFO\_full\_flag is set to zero namely, -- (S5).

[0006]

[Problem(s) to be Solved by the Invention]In this conventional method, after data having been written in the end of the bank which has output FIFO44, for example, and having reached at the end of the bank is detected, it is judged whether data can be written in the following bank. That

is, after data is written in in the end of a bank, it is judged whether the writing of the data to the following bank is possible.

[0007]Therefore, if the data transfer which must be stored ranging over two or more banks with one command arises in the conventional method, Also when the judgment that the writing to the following bank is impossible was made by the Full check part 156, there was a problem that the writing could not be stopped.

[0008]In order to solve such a problem, before performing processing which writes data in output FIFO44 by the program side which a processor executes, conventionally, the Full state of output FIFO44 always needed to be checked. For this check processing, when the conventional output FIFO data transfer controller is used, the fall of the data-processing transfer rate is caused.

[0009]For example, with reference to drawing 24, it is assumed that output FIFO44 is 4 bank configurations. The end of the bank 2 has an opening for one data so that it may be illustrated, but the bank 3 shall be write-in ending altogether. At this time, by the conventional method, when the data of the last of the bank 2 is written in, the FULL check is performed. Therefore, when it is the command that the command which writes in the data of the last of the bank 2, for example transmits two or more data (for example, three data), in spite of not having read the data for two pieces of the bank 3 yet, it will be overwritten.

[0010]In order to keep such a problem from arising, it is necessary to confirm before transmission whether output FIFO44 is Full by the program side as mentioned above. A case may need to perform this check at every command issue each time.

[0011]One proposal for solving such a problem is indicated by JP,11-161467,A. In the art of an indication in this gazette, a memory is divided into two blocks on a certain boundary, and each is used as another FIFO. And while having prevented the circuitry of writing / read-out control circuit from devising the calculation (determination of next address) method of the next write-in position of each FIFO, and becoming complicated, It is judged whether free space is insufficient, respectively and whether the size and free space of data which are written in the next are compared for every FIFO, and it can write in.

[0012]However, in this art, since the number of FIFO is limited to two, mass data cannot be carried. Since two blocks are used as separate FIFO, there is a problem that the utilization ratio of a memory area is bad.

[0013]JP,63-167949,A is indicating the data transfer system with the sufficient efficiency which comprises two or more FIFO connected in series. In this art, it had the information which shows whether a FIFO buffer is empty for every FIFO, and grasps how much free space there is as the whole FIFO by it. And the size of free space and the size of data transmitting which were obtained in this way are compared, and only when the free space is larger, data is written in the FIFO buffer.

[0014]However, in this art, if it has the information which shows whether it is empty for every FIFO and at least one data is written in one FIFO, it will be supposed that it is not that FIFO empty. Therefore, the case where the field cannot be used also produces FIFO which still has free space actually. Therefore, the whole field of FIFO cannot be used efficiently too, but there is a problem that transfer efficiency also falls as a result.

[0015]so, the free space of FIFO according [ the purpose of this invention ] to a program -- it is providing the output FIFO data transfer controller which can raise data transfer processing speed by supposing that it is unnecessary and using a FIFO area efficiently.

[0016]

[Means for Solving the Problem]An output FIFO data transfer controller concerning this

invention includes a command analysis circuit which writes the data concerned in an output FIFO storage while computing data volume transmitted by analyzing a data transfer instruction by a computing unit to an output FIFO storage which consists of two or more banks. An output FIFO storage has a function which outputs a full flag, when a bank next to a bank under writing is a full state. Further this output FIFO data transfer controller from data volume computed by command analysis circuit. Data count circuits which compute data volume written in a bank under output, judge whether an availability of a bank under output satisfies predetermined conditions, and output a decision flag, A full checking circuit which forbids processing of the next command is included until a full flag outputted from a decision flag or an output FIFO storage from data count circuits is reset.

[0017]An availability of a bank under output of an output FIFO storage is calculated after instruction processing, conditions with the availability are not satisfied, and when the following bank is a full state, processing of the next command is forbidden. Since it is judged whether there is any inconvenience although the following data is written in before reaching to the last of a bank, there is no possibility that overwrite of data may arise. It is not necessary to judge whether it is full about each of two or more banks at this time. It is not necessary to perform processing which prevents overwrite of data by a program.

[0018]Preferably, data count circuits compute data volume written in a bank under output from data volume computed by command analysis circuit, judge whether conditions of being more than the maximum data volume which an availability of a bank under output can transmit at once are satisfied, and output a decision flag.

[0019]Since processing of the next command is started when an availability more than the maximum data volume which can be transmitted at once is secured, or when the following bank is no longer full, there is no possibility that it may be overwritten even if data of a peak is transmitted to an output FIFO storage with the next command.

[0020]According to other aspects of affairs of this invention, an output FIFO data transfer controller includes a command analysis circuit which writes the data concerned in an output FIFO storage while computing data volume transmitted by analyzing a data transfer instruction by a computing unit to an output FIFO storage. An output FIFO storage outputs a read signal which shows the number of data read when data was read from an output FIFO storage. Data volume with which this output FIFO data transfer controller was further computed by command analysis circuit, Data count circuits which compute an availability of an output FIFO storage, judge whether an availability of an output FIFO storage satisfies predetermined conditions, and output a decision flag from a read signal, A full checking circuit which forbids processing of the next command is included until a decision flag from data count circuits is reset.

[0021]An availability of an output FIFO storage is calculated after instruction processing, and when conditions with the availability are not satisfied, processing of the next command is forbidden. Since the next command is processed after it is checked that there is certainly sufficient availability, there is no possibility that overwrite of data may arise. It is not necessary to perform processing which prevents overwrite of data by a program, and improvement in the speed of processing can be attained.

[0022]An output FIFO storage may also include two or more banks, and may also include only a single bank. In any case, transmission processing of data is accelerable.

[0023]Data volume with which data count circuits were preferably computed by command analysis circuit, From a read signal, an availability of an output FIFO storage is computed, it judges whether conditions of being more than the maximum data volume which an availability of

an output FIFO storage can transmit at once are satisfied, and a decision flag is outputted.

[0024]The next command is processed only at the time more than the maximum data volume which an availability of an output FIFO storage can transmit at once. Therefore, even if data volume transmitted with the next command is the maximum data volume, there is no possibility that overwrite of data may arise. Therefore, it is unnecessary to perform processing for avoiding overwrite of data in a program, and it can accelerate processing.

[0025]

[Embodiment of the Invention]With reference to embodiment 1 drawing 1, the processor 30 containing the output FIFO data transfer controller concerning the embodiment of the invention 1 is provided with the following.

Two or more computing units 40.

The output FIFO data transfer controller 42 which receives the data in which this computing unit 40 is outputted.

Output FIFO44 which consists of two or more banks for being controlled by the output FIFO data transfer controller 42, holding the data from the computing unit 40 temporarily, and transmitting to the output unit 46.

[0026]The output FIFO data transfer controller 42 is provided with the following.

The instruction analyzing section 50 which computes the data number (m) which analyzes the write-in command to output FIFO44, and is outputted to output FIFO44 with the command concerned.

The data counting part 52 for counting the data currently written in each bank of output FIFO44.

The check flag generation part 54 which generates the flag for investigating whether the bank of output FIFO44 is in a Full state.

The Full check part 56 for investigating whether the size of the free space of output FIFO44 has satisfied predetermined conditions, and forbidding the processing to the next command by the instruction analyzing section 50 according to the result.

[0027]With reference to drawing 2, this output FIFO data transfer controller 42 operates as follows. First, the instruction analyzing section 50 computes the number of the data which analyzes a command and then should be written in output FIFO44 (m) (S11), and writes this data in output FIFO44. The data counting part 52 adds the value of m to the value of the counter in which the number of the data currently written in each bank of output FIFO44 is shown. That is, the value Counter of a counter is calculated by the following formulas (S21).

[0028]Counter = Counter+m -- (1) check-flag generation part 54 compares the number (NN=N-M) which subtracted from the value Counter of a counter, and the size (N) of output FIFO44 the maximum number (M) of the data which can be written in with one command. When the value Counter of a counter is more than NN, the check flag generation part 54 sets the check flag fullcheck, and, in other cases, resets it (S13). If this is written in accordance with the notation of the C language, it will become as follows.

[0029]

fullcheck = (NN=(N-M))<=counter) ? 1:0 -- the (2) Full check part 56, A logical product with the check flag fullcheck which flag OFIFO\_full\_flag (set to 0 when other [ it cannot do, and ], 1 and) which shows whether the writing to the bank next to output FIFO44 is made, and the check flag generation part 54 generated is taken (S14). And as a result, it is judged whether OFIFO\_full is 1 (S15). When result OFIFO\_full is 1, processing returns to S14 (it is "YES" at S15). As a

result, processing of S14 and S15 is repeated until the data of output FIFO44 is read and OFIFO\_full\_flag is reset, and processing of the command which writes in the next data of output FIFO44 is stopped. As for OFIFO\_full\_flag, N-1 in the bank of N FIFO shall be set, when data was written in, all the data is in the state which has not been read yet and data is written in the Nth bank for the first time.

[0030]If the result of a judgment of S15 serves as "NO", processing will return to S11, and processing to the next command is performed.

[0031]By having such composition, the number of the data written in output FIFO44 counts, before writing data in output FIFO44, and it is investigated in the end of a bank whether the size of the free space of output FIFO44 has always satisfied predetermined conditions. When data transfer which straddles the boundary of a bank occurs, it becomes unnecessary as a result, to be able to judge whether there is any possibility that a bank may serve as Full at high speed by hardware, and to judge whether a bank is Full by the program side. Software processing with slow processing speed is avoided, and a data transfer rate can be raised.

[0032]A concrete example is given and operation of the output FIFO data transfer controller of this Embodiment 1 is explained.

[0033]As shown in drawing 3, output FIFO44 shall be [ the size of each bank ] 32 including four banks Bank 1-4. At this time, the value of  $NN=N-M$  shown in a formula (2) is  $NN=32-4=28$ . Therefore, when it comes to  $\text{Counter} \geq 28$ , fullcheck is set.

[0034]Data shall be finishing (unread appearance) in writing at the portion shown with the slash in drawing 3. That is, the banks 1, 3, and 4 shall be write-in ending altogether, only the bank 2 shall write them in by 25 pieces, they shall be ending, and shall be unread appearance. The number of computing units shall be four and a maximum of four data shall be simultaneously transmitted with one command. The bank under writing is the bank 2. Since the writing to the following bank (bank 3) is not made at this time, OFIFO\_full\_flag is set.

[0035]In this state, the following commands shall be published in order and the state of output FIFO44 at that time is explained.

[0036]

Data transfer (1) (S11: drawing 2) of C:4 data transfer instructions of B:3 data transfer instructions of A:1 command

The Full check part 56 analyzes the command A, and  $m=1$  is calculated. One data is written in output FIFO44 (drawing 4).

[0037](2)(S12)

$\text{Counter} = \text{Counter} + 1$  is calculated in the data counting part 52. Therefore,  $\text{Counter} = 25 + 1 = 26$  is calculated.

[0038](3)(S13)

In the check flag generation part 54, since  $\text{Counter} \geq 28$  is not realized, fullcheck is not set.

[0039](4) (S14, 15)

Since fullcheck is 0, processing returns to S11 as a result of the judgment in the check flag generation part 54.

[0040](5)(S11)

In the instruction analyzing section 50, the next command (command B) is analyzed and  $m=3$  is calculated. Furthermore, three data is written in to output FIFO44 (drawing 5).

[0041](6)(S12)

$\text{Counter} = 26 + 3 = 29$  is calculated in the data counting part 52.

[0042](7)(S13)

In the check flag generation part 54, since  $\text{Counter} \geq 28$  is realized, fullcheck is set.

[0043](8)(S14)

In the Full check part 56, since fullcheck is 1 also in 1 and OFIFO\_full\_flag, OFIFO\_full is set to one.

[0044](9)(S15)

processing (S14 and S15) of the Full check part 56 is repeated [ since OFIFO\_full is 1, ] until OFIFO\_full\_flag is reset, and the data of the bank 3 of output FIFO44 is read namely,. The data of the bank 3 is read, and if OFIFO\_full\_flag is reset, processing will return to S11 as a result of the judgment by the Full check part 56. The state of output FIFO44 at this time is shown in drawing 6.

[0045](10)(S11)

The instruction analyzing section 50 analyzes the next command C, calculates  $m = 4$ , and writes in four data to output FIFO44.

[0046](11)(S12)

$\text{Counter} = 29 + 4 = 33$  is calculated in the data counting part 52.

[0047](12)(S13)

Since  $\text{Counter} \geq 28$  is realized, the check flag generation part 54 sets fullcheck.

[0048](13)(S14)

OFIFO\_full\_flag is 0. Therefore, OFIFO\_full which is a decision result of the Full check part 56 is also set to zero.

[0049](14)(S15)

Since OFIFO\_full is 0, it returns to S11 (drawing 7). When data transfer is performed by next command, the data of the bank 3 is already read-out settled. Therefore, there is no possibility that overwrite of data may arise.

[0050]As mentioned above, according to the output FIFO data transfer controller 42 of this embodiment, when writing data in output FIFO44, it asks for that data number and the size of the free space of that bank was investigated in the end of a bank. And when a bank may be straddled and data may be written in, the next command is not received until it will be in the state where data transfer to output FIFO44 can be performed certainly. Therefore, even if the writing of data which straddles generates a bank, overflow can be avoided, and there is no possibility that it may be overwritten by the data which is not read. Therefore, it is not necessary to take the policy for preventing overwrite of such data by the program side. As a result, improvement in data transfer processing speed can be aimed at.

[0051]At Embodiment 1 described on Embodiment 2, it can transmit well with the composition which output FIFO44 consists of two or more banks, therefore was described above. However, OFIFO\_full\_flag will not be reset, if data is also partly written in even if it is a case where this bank has free space actually when only one piece has a bank and output FIFO tends to apply the same method as Embodiment 1. In the meantime, the writing of data stops. Therefore, there is a possibility that data transfer processing speed may fall.

[0052]The output FIFO data transfer controller explained in this Embodiment 2 is improved so that data transfer may be performed at high speed, even when the bank of output FIFO is one. Therefore, according to this Embodiment 2, it investigates how much free space not only the flag that shows [ in which FIFO will only make it empty completely ] whether it comes out but FIFO has, when there is free space, OFIFO\_full\_flag is reset, and when there is nothing, it sets. The output FIFO data transfer controller applied to this Embodiment 2 below is explained in detail.

[0053]With reference to drawing 8, the processor 70 containing the output FIFO data transfer



controller 72 concerning this Embodiment 2 is provided with the following.

Computing unit 40.

Output FIFO data transfer controller 72.

Output FIFO74 for consisting of one bank and outputting the data from the output FIFO data transfer controller 72 to the output unit 46.

[0054]The output FIFO data transfer controller 72 is provided with the following.

The instruction analyzing section 80 for analyzing the write instruction of output FIFO74.

The data counting part 82 for investigating whether output FIFO74 has free space.

The Full check part 86 for investigating whether output FIFO74 is in a Full state.

[0055]With reference to drawing 9, the output FIFO data transfer controller 72 operates as follows. If the write instruction of the data from the computing unit 40 to output FIFO74 is received, the instruction analyzing section 80 will ask for the data number (m) written in, and will write data in output FIFO74 (S21). The data counting part 82 adds the value m which the instruction analyzing section 80 calculated to the value num of the counter showing the data number stored in output FIFO74 which he is maintaining. That is, the following calculations are performed (S22).

[0056]num=num+m Further, --(4) data counting part 82 subtracts only the read number (referred to as r.) from the value num of a counter, when data is read from output FIFO74. That is, the following calculations are performed (S23).

[0057]num=num-r -- (5) data counting part 82 judges whether it is more than the value (N-M) in which the value of the value num of the counter produced by calculating in this way subtracted from the size (N) of output FIFO74 the maximum number (M) of the data which can be transmitted with one command (S24). If it is num>N-M, flag OFIFO\_full\_flag\_m will be set, and OFIFO\_full\_flag\_m will be reset if it is except it (S24). If this is expressed in accordance with the notation of the C language, it will become as follows.

[0058]

OFIFO\_full\_flag\_m=(num>=N-M) ? 1:0 -- (6) and the Full check part 86 repeat processing of S23-S25 until it will return to S23 (S25) and OFIFO\_full\_flag\_m will be reset, if

OFIFO\_full\_flag\_m is 1. That is, the output FIFO data transfer controller 72 does not receive the next command until data is read from output FIFO74 and the conditional expression in a formula (6) stops concluding. If the conditional expression in a formula (6) is concluded, control will return to S21 and will process the next command.

[0059]A concrete example explains operation of this output FIFO data transfer controller 72. As shown in drawing 10, size shall have one bank by 32 output FIFO74. As for the number of the computing units 40, four, therefore a maximum of four data shall be transmitted simultaneously. NN=N-M of a formula (6) is set to NN=32-4=8 at this time. Namely, the output FIFO data transfer controller 72 sets OFIFO\_full\_flag\_m at the time of num>=28.

[0060]For example, as shown in drawing 10, 25 data is written in output FIFO74, and the case where one piece is not read, either is assumed (num=25). At this time, the following commands shall be published and two data shall be read between the command A and the command B.

[0061]

A:1 command transmission (two-piece read-out)

According to concrete operation, the state of output FIFO74 changes as follows at the time of C:4 B:3 command transfer command \*\*\*\*\*.

[0062](1) (S21)

The command A is analyzed in the instruction analyzing section 80, and  $m=1$  is calculated. One data is written in output FIFO74.

[0063](2)(S22)

$\text{num}=25+1=26$  is calculated in the data counting part 82 ([drawing 11](#)).

[0064](3)(S23)

It answers that two data was read and  $\text{num}=26-2=24$  is calculated in the data counting part 82 ([drawing 12](#)).

[0065](4)(S24)

Since  $\text{num} \geq 28$  is not satisfied, the Full check part 86 resets OFIFO\_full\_flag\_m.

[0066](5)(S25)

Since OFIFO\_full\_flag\_m is 0, control returns to S21 and processing of the next command (command B) is started.

[0067](6)(S21)

The instruction analyzing section 80 analyzes the command B, and  $m=3$  is calculated. Three data is written in output FIFO74.

[0068](7) (S22, S23)

$\text{num}=24+3=27$  is calculated in the data counting part 82. There is no read-out of data and it is  $r=0$ . Therefore, it is  $\text{num}=27$  ([drawing 13](#)).

[0069](8)(S24)

Since  $\text{num} \geq 28$  is not satisfied, the Full check part 86 resets OFIFO\_full\_flag\_m.

[0070](9)(S25)

Since OFIFO\_full\_flag\_m is 0, control returns to S21 and processing of the next command (command C) is started.

[0071](10)(S21)

The instruction analyzing section 80 analyzes the command C, and  $m=4$  is calculated. Four data is written in output FIFO74.

[0072](11) (S22, S23)

$\text{num}=\text{num}+m=27+4=31$  is calculated in the data counting part 82 ([drawing 14](#)).

[0073](12)(S24)

Since  $\text{num} \geq 28$  is realized, the Full check part 86 sets OFIFO\_full\_flag\_m.

[0074](13)(S25)

Since OFIFO\_full\_flag\_m is 1, the Full check part 86 repeats processing of S23-S25 until OFIFO\_full\_flag\_m is set to one. If four or more data is read from output FIFO74, OFIFO\_full\_flag\_m is reset and it is set to 0 ([drawing 15](#)), control will return to S21 and processing of the next command will be started further.

[0075]As mentioned above, with the device of this embodiment, it investigates whether output FIFO74 has free space, and if there is even sufficient free space, before all the data will be read, data can be written in output FIFO74. As a result, a possibility that the writing of output FIFO74 may stop can decrease and data transfer processing speed can be raised, using output FIFO74 efficiently.

[0076]According to Embodiment 2 described on Embodiment 3, the number of banks of output FIFO is 1, and improvement in data transfer processing speed is aimed at by investigating whether as so described above, there is any sufficient free space. However, the technique of investigating whether there is any sufficient free space for output FIFO is not a reason which can be applied only when the number of banks of output FIFO is 1, and also when the number of

banks is plurality, it can be applied. Embodiment 3 described below is such an example.

[0077]With reference to drawing 16, the processor 100 which has the output FIFO data transfer controller 112 concerning this Embodiment 3 is provided with the following.

Computing unit 40.

Output FIFO data transfer controller 112.

Output FIFO44 including two or more banks which outputs the data which receives from the output FIFO data transfer controller 112 to the output unit 46.

[0078]The output FIFO data transfer controller 112 is provided with the following.

The instruction analyzing section 120 for analyzing the command received from the computing unit 40.

The data counting part 122 for investigating whether output FIFO44 has free space.

The Full check part 126 for investigating whether output FIFO44 is in a Full state.

[0079]With reference to drawing 17, this output FIFO data transfer controller 112 operates as follows. If the write instruction of the data from the computing unit 40 to output FIFO44 is received, the instruction analyzing section 120 will ask for the data number (m) written in, and will write data in output FIFO44 (S21). The data counting part 122 adds the value m which the instruction analyzing section 120 calculated to the value num of the counter showing the data number stored in output FIFO44 which he is maintaining. That is, the following calculations are performed (S22).

[0080] $num = num + m$  -- Further, when data is read from output FIFO44, only the read number (r) subtracts (4) data counting part 122 from the value num of a counter. That is, the following calculations are performed (S23).

[0081] $num = num - r$  -- The value of the value num of the counter produced by calculating in this way of (5) data counting part 122 is the total size ( ) of each bank of output FIFO44. [  $N * B$  and ] However, B judges whether it is more than the value ( $NN = N * B - M$ ) that subtracted from the number of banks the maximum number (M) of the data which can be transmitted with one command (S24). If it is  $num > N * B - M$ , flag OFIFO\_full\_flag\_m will be set, and OFIFO\_full\_flag\_m will be reset if it is except it (S34). If this is expressed in accordance with the notation of the C language, it will become as follows.

[0082]

$OFIFO\_full\_flag\_m = (num \geq N * B - M) ? 1 : 0$  -- (7) and the Full check part 126 repeat processing of S23-S25 until it will return to S23 (S25) and OFIFO\_full\_flag\_m will be reset, if OFIFO\_full\_flag\_m is 1. That is, the output FIFO data transfer controller 112 does not receive the next command until data is read from output FIFO44 and the conditional expression in a formula (6) stops concluding. If the conditional expression in a formula (6) is concluded, control will return to S21 and will process the next command.

[0083]The state of output FIFO44 at this time is explained concretely. As shown in drawing 18, output FIFO44 shall have the bank whose size is four of 32 respectively ( $B = 4$ ). The number of the computing units 40 shall be four, therefore four data shall be simultaneously transmitted to output FIFO44 ( $M = 4$ ). At this time, it is  $NN = N * B - M = 32 * 4 - 4 = 124$  of a formula (7). Therefore, OFIFO\_full\_flag\_m is set at the time of  $num \geq 124$ .

[0084]For example, as shown in drawing 18, 121 data shall be written in output FIFO44, and one piece shall not be read, either ( $num = 121$ ). And it is assumed that it is that from which the following commands shall be published and output FIFO44 to two data is read between the

command A and the command B.

[0085]

A:1 command transmission (two-piece read-out)

According to concrete operation, the state of output FIFO74 changes as follows at the time of C:4 B:3 command transfer command \*\*\*\*\*.

[0086](1) (S21)

The command A is analyzed in the instruction analyzing section 120, and  $m=1$  is calculated. One data is written in output FIFO44.

[0087](2)(S22)

$num=121+1=122$  is calculated in the data counting part 122.

[0088](3)(S23)

It answers that two data was read and  $num=122-2=120$  is calculated in the data counting part 122.

[0089](4)(S34)

Since  $num \geq 124$  is not satisfied, the Full check part 126 resets OFIFO\_full\_flag\_m.

[0090](5)(S25)

Since OFIFO\_full\_flag\_m is 0, control returns to S21 and processing of the next command (command B) is started.

[0091](6)(S21)

The instruction analyzing section 120 analyzes the command B, and  $m=3$  is calculated. Three data is written in output FIFO44.

[0092](7) (S22, S23)

$num=120+3=123$  is calculated in the data counting part 122. There is no read-out of data and it is  $r=0$ . Therefore, it is  $num=123$ .

[0093](8)(S24)

Since  $num \geq 124$  is not satisfied, the Full check part 126 resets OFIFO\_full\_flag\_m.

[0094](9)(S25)

Since OFIFO\_full\_flag\_m is 0, control returns to S21 and processing of the next command (command C) is started.

[0095](10)(S21)

The instruction analyzing section 120 analyzes the command C, and  $m=4$  is calculated. Four data is written in output FIFO44.

[0096](11) (S22, S23)

$num=num+m=123+4=127$  is calculated in the data counting part 122.

[0097](12)(S24)

Since  $num \geq 124$  is realized, the Full check part 126 sets OFIFO\_full\_flag\_m.

[0098](13)(S25)

Since OFIFO\_full\_flag\_m is 1, the Full check part 126 repeats processing of S23-S25 until OFIFO\_full\_flag\_m is set to zero. If four or more data is read from output FIFO44, OFIFO\_full\_flag\_m is reset and it is set to 0, control will return to S21 and processing of the next command will be started further.

[0099]Also when output FIFO44 has two or more banks, [ in / as mentioned above / the device of this embodiment ] If it judges whether there is any field sufficient for data transfer for output FIFO44 by counting the free space of output FIFO44 and there is sufficient field, data can be written in output FIFO44, without waiting to read all the data of output FIFO44. As a result, data transfer processing speed improvement can be carried out.

[0100]In the embodiment 4 embodiments 1-3, it is investigated whether the number of the data written in each bank of output FIFO was counted, and the size of the free space of output FIFO has satisfied predetermined conditions. There are also the following methods as a means for investigating this free space.

[0101]With reference to drawing 19, the processor 130 concerning this 4th embodiment is changed to the output FIFO data transfer controller 42 of a 1st embodiment shown in drawing 1, and contains the output FIFO data transfer controller 42 and the different output FIFO data transfer controller 132 in that it states below. The output FIFO data transfer controller 132 is changed to the data counting part 52 of the output FIFO data transfer controller 42, and differ in that it has the free space calculation part 144 which investigates the size of the free space of output FIFO44 in accordance with a method which is described below. In drawing 19, the same reference mark is given to the same parts as drawing 1. Those functions and names are also the same. Therefore, the detailed explanation about them is not repeated here.

[0102]With reference to drawing 20, operation of the output FIFO data transfer controller 132 is explained also including the function of the free space calculation part 144. First, the instruction analyzing section 50 computes the number of the data which analyzes a command and then should be written in output FIFO44 (m), and writes this data in output FIFO44 (S11). A free space calculation part subtracts the value of m from the value Counter of the counter in which the number of the data which can be written in each bank of output FIFO44 is shown (an initial value is Counter=N). That is, the value Counter of a counter is calculated by the following formulas (S42).

[0103]The Counter = Counter - m check flag generation part 54 compares the value Counter of a counter with the maximum number (M) of the data which can be written in output FIFO44 with one command. When the value Counter of a counter is less than M, the check flag generation part 54 sets the check flag fullcheck, and, in other cases, resets it (S13). If this is written in accordance with the notation of the C language, it will become as follows.

[0104]fullcheck = (Counter < M) ? The 1:0Full check part 56, A logical product with the check flag fullcheck which flag OFIFO\_full\_flag (set to 0 when other [ it cannot do, and ], 1 and) which shows whether the writing to the bank next to output FIFO44 is made, and the check flag generation part 54 generated is taken (S14). And as a result, it is judged whether OFIFO\_full is 1 (S15).

[0105]Future processings are the same as that of the case of Embodiment 1. The same effect as Embodiment 1 can be acquired also by this Embodiment 4.

[0106]Same modification can be performed also with the embodiment 5 embodiment 2. That is, in Embodiment 2 shown in drawing 8, the data counting part 82 for counting the data number currently written in output FIFO was formed, and it is judged by the full check part 86 whether output FIFO74 is full based on the calculation result. The means for changing to this, computing directly the area size which can be further written in in output FIFO74, and maintaining it from the written-in data number and the read data number, is formed, It can have composition which compares the size in which the writing is possible with the maximum data number that can be written in at a time output FIFO74. The device of Embodiment 5 shown in drawing 21 is such a device. Since hardware composition is the same as that of what was shown in drawing 8 almost, here explains a control flow according to the flow chart of drawing 21. In the following explanation, what was shown in drawing 8 is used as a reference mark of each part. It shall change to the data counting part 82 of drawing 8, and shall have a free space calculation part (not shown).

[0107]With reference to drawing 21, this output FIFO data transfer controller operates as follows. If the write instruction of the data from the computing unit 40 to output FIFO74 is received, the instruction analyzing section 80 will ask for the data number (m) written in, and will write data in output FIFO74 (S21). A free space calculation part subtracts the value m which the instruction analyzing section 80 calculated from the value num of the counter showing the data number which can be written in in output FIFO74 which he is maintaining. That is, the following calculations are performed (S52).

[0108]Further, a  $\text{num} = \text{num} - m$  free space calculation part adds the read number (referred to as r.) to the value num of a counter, when data is read from output FIFO74. That is, the following calculations are performed (S53).

[0109] $\text{num} = \text{num} + r$  -- The value of the value num of the counter produced by calculating (5) free-space calculation part in this way judges whether it is less than the maximum number (M) of the data which can be transmitted to output FIFO74 with one command (S24). If it is  $\text{num} < M$ , flag OFIFO\_full\_flag\_m will be set, and OFIFO\_full\_flag\_m will be reset if it is except it (S54). If this is expressed in accordance with the notation of the C language, it will become as follows.

[0110]

$\text{OFIFO\_full\_flag\_m} = (\text{num} < M) ? 1:0$  -- (6) and the Full check part 86 repeat processing of S23-S25 until it will return to S23 (S25) and OFIFO\_full\_flag\_m will be reset, if OFIFO\_full\_flag\_m is 1.

[0111]Future processings are the same as that of the case of Embodiment 2, and can acquire the same effect.

[0112]The same idea is applicable also to Embodiment 3. However, the initial value of num is  $N*B$  in this case.

[0113]With all the points, the embodiment indicated this time is illustration and should be considered not to be restrictive. The range of this invention is shown by the above-mentioned not explanation but claim, and it is meant that a claim, an equivalent meaning, and all the change in within the limits are included.

[0114]

[Effect of the Invention]As mentioned above, according to this invention, since it is certainly judged whether there is any inconvenience although the following data is written in before reaching to the last of a bank, there is no possibility that overwrite of data may arise. It is not necessary to perform processing which prevents overwrite of data by a program, and improvement in data transfer processing speed can be aimed at.

[0115]When the availability more than the maximum data volume which can be transmitted at once is secured, or when the following bank is no longer full and processing of the next command is started, Since there is no possibility that it may be overwritten even if the data of a peak is transmitted to an output FIFO storage with the next command, it is not necessary to perform processing which prevents overwrite of data by a program, and improvement in data transfer processing speed can be aimed at.

[0116]Since according to other aspects of affairs of this invention the next command is processed after it is checked that there is certainly sufficient availability, there is no possibility that overwrite of data may arise. It is not necessary to perform processing which prevents overwrite of data by a program, and improvement in the speed of data transfer processing speed can be attained.

[0117]Even when the output FIFO storage includes two or more banks, and even when only the single bank is included, data transfer processing speed can be accelerated.

[0118]There is no possibility that overwrite of data may arise only at the time more than the maximum data volume which the availability of an output FIFO storage can transmit at once even if the data volume transmitted with the next command is the maximum data volume, if the next command is processed. Therefore, it is unnecessary to perform processing for avoiding overwrite of data in a program, and improvement in the speed of data transfer processing speed can be attained.

---

## TECHNICAL FIELD

---

[Field of the Invention]In a processor with two or more computing units, this invention the transmission at the time of transmitting arbitrary numbers of data to an output unit via a pushup storage (only referred to as "FIFO" below.) with one command about the output FIFO data transfer controller for controlling especially, It is related with the output FIFO data transfer controller which can prevent overflow of FIFO.

---

## PRIOR ART

---

[Description of the Prior Art]In the processor etc. which have two or more computing units, in order to absorb the difference of processing timing with an output unit, FIFO is used. The processor 140 concerning a Prior art with reference to drawing 22, The output of two or more computing units 40, the output FIFO data transfer controller 142 which undergoes the output of the computing unit 40, and the output FIFO data transfer controller 142 is held temporarily, and output FIFO44 for outputting to the output unit 46 is included.

[0003]The instruction analyzing section 150 for the output FIFO data transfer controller 142 to analyze the write instruction of output FIFO44, The data counting part 152 for counting the number of the data written in output FIFO44, The check flag generation part 154 for generating the flag for investigating whether output FIFO44 is Full and the Full check part 156 for judging whether output FIFO44 is in a Full state based on the Full flag which the check flag generation part 154 generated are included.

[0004]With reference to drawing 23, this output FIFO data transfer controller 142 operates as follows. First, the instruction analyzing section 150 analyzes the write-in command to output FIFO44 from the computing unit 40, and writes data in output FIFO44 (Step 1.). By the following explanation, a "step" is only indicated to be "S". . The data counting part 152 counts the data number written in output FIFO44 by what (S2) a count \*\*\*\*\*ed for whenever data is written in output FIFO44 by the instruction analyzing section 150. The check flag generation part 154 sets a check flag (fullcheck), when the value of the count of the data counting part 152 is more than the size of output FIFO44.

[0005]On the other hand, in output FIFO44, when the writing to the bank next to the bank under present writing is not made, by setting flag OFIFO\_full\_flag shows it. The Full check part 156 takes the logical product of OFIFO\_full\_flag and fullcheck, when the result is 1, judges with the writing of output FIFO44 being impossible, and sets the value of the flag fullcheck as 1 (S3). therefore, the Full check part 156 stops the writing of output FIFO44 by the next command until all the data of the following bank of output FIFO44 is read in this case, the following bank serves as empty, and OFIFO\_full\_flag is set to zero namely, -- (S5).

---

## EFFECT OF THE INVENTION

---

---

[Effect of the Invention]As mentioned above, according to this invention, since it is certainly judged whether there is any inconvenience although the following data is written in before reaching to the last of a bank, there is no possibility that overwrite of data may arise. It is not necessary to perform processing which prevents overwrite of data by a program, and improvement in data transfer processing speed can be aimed at.

[0115]When the availability more than the maximum data volume which can be transmitted at once is secured, or when the following bank is no longer full and processing of the next command is started, Since there is no possibility that it may be overwritten even if the data of a peak is transmitted to an output FIFO storage with the next command, it is not necessary to perform processing which prevents overwrite of data by a program, and improvement in data transfer processing speed can be aimed at.

[0116]Since according to other aspects of affairs of this invention the next command is processed after it is checked that there is certainly sufficient availability, there is no possibility that overwrite of data may arise. It is not necessary to perform processing which prevents overwrite of data by a program, and improvement in the speed of data transfer processing speed can be attained.

[0117]Even when the output FIFO storage includes two or more banks, and even when only the single bank is included, data transfer processing speed can be accelerated.

[0118]There is no possibility that overwrite of data may arise only at the time more than the maximum data volume which the availability of an output FIFO storage can transmit at once even if the data volume transmitted with the next command is the maximum data volume, if the next command is processed. Therefore, it is unnecessary to perform processing for avoiding overwrite of data in a program, and improvement in the speed of data transfer processing speed can be attained.

---

## TECHNICAL PROBLEM

---

[Problem(s) to be Solved by the Invention]In this conventional method, after data having been written in the end of the bank which has output FIFO44, for example, and having reached at the end of the bank is detected, it is judged whether data can be written in the following bank. That is, after data is written in in the end of a bank, it is judged whether the writing of the data to the following bank is possible.

[0007]Therefore, if the data transfer which must be stored ranging over two or more banks with one command arises in the conventional method, Also when the judgment that the writing to the following bank is impossible was made by the Full check part 156, there was a problem that the writing could not be stopped.

[0008]In order to solve such a problem, before performing processing which writes data in output FIFO44 by the program side which a processor executes, conventionally, the Full state of output FIFO44 always needed to be checked. For this check processing, when the conventional output FIFO data transfer controller is used, the fall of the data-processing transfer rate is caused.

[0009]For example, with reference to drawing 24, it is assumed that output FIFO44 is 4 bank configurations. The end of the bank 2 has an opening for one data so that it may be illustrated, but the bank 3 shall be write-in ending altogether. At this time, by the conventional method, when the data of the last of the bank 2 is written in, the FULL check is performed. Therefore, when it is the command that the command which writes in the data of the last of the bank 2, for



example transmits two or more data (for example, three data), in spite of not having read the data for two pieces of the bank 3 yet, it will be overwritten.

[0010]In order to keep such a problem from arising, it is necessary to confirm before transmission whether output FIFO44 is Full by the program side as mentioned above. A case may need to perform this check at every command issue each time.

[0011]One proposal for solving such a problem is indicated by JP,11-161467,A. In the art of an indication in this gazette, a memory is divided into two blocks on a certain boundary, and each is used as another FIFO. And while having prevented the circuitry of writing / read-out control circuit from devising the calculation (determination of next address) method of the next write-in position of each FIFO, and becoming complicated, It is judged whether free space is insufficient, respectively and whether the size and free space of data which are written in the next are compared for every FIFO, and it can write in.

[0012]However, in this art, since the number of FIFO is limited to two, mass data cannot be carried. Since two blocks are used as separate FIFO, there is a problem that the utilization ratio of a memory area is bad.

[0013]JP,63-167949,A is indicating the data transfer system with the sufficient efficiency which comprises two or more FIFO connected in series. In this art, it had the information which shows whether a FIFO buffer is empty for every FIFO, and grasps how much free space there is as the whole FIFO by it. And the size of free space and the size of data transmitting which were obtained in this way are compared, and only when the free space is larger, data is written in the FIFO buffer.

[0014]However, in this art, if it has the information which shows whether it is empty for every FIFO and at least one data is written in one FIFO, it will be supposed that it is not that FIFO empty. Therefore, the case where the field cannot be used also produces FIFO which still has free space actually. Therefore, the whole field of FIFO cannot be used efficiently too, but there is a problem that transfer efficiency also falls as a result.

[0015]so, the free space of FIFO according [ the purpose of this invention ] to a program -- it is providing the output FIFO data transfer controller which can raise data transfer processing speed by supposing that it is unnecessary and using a FIFO area efficiently.

---

## MEANS

---

[Means for Solving the Problem]An output FIFO data transfer controller concerning this invention includes a command analysis circuit which writes the data concerned in an output FIFO storage while computing data volume transmitted by analyzing a data transfer instruction by a computing unit to an output FIFO storage which consists of two or more banks. An output FIFO storage has a function which outputs a full flag, when a bank next to a bank under writing is a full state. Further this output FIFO data transfer controller from data volume computed by command analysis circuit. Data count circuits which compute data volume written in a bank under output, judge whether an availability of a bank under output satisfies predetermined conditions, and output a decision flag, A full checking circuit which forbids processing of the next command is included until a full flag outputted from a decision flag or an output FIFO storage from data count circuits is reset.

[0017]An availability of a bank under output of an output FIFO storage is calculated after instruction processing, conditions with the availability are not satisfied, and when the following bank is a full state, processing of the next command is forbidden. Since it is judged whether there

is any inconvenience although the following data is written in before reaching to the last of a bank, there is no possibility that overwrite of data may arise. It is not necessary to judge whether it is full about each of two or more banks at this time. It is not necessary to perform processing which prevents overwrite of data by a program.

[0018] Preferably, data count circuits compute data volume written in a bank under output from data volume computed by command analysis circuit, judge whether conditions of being more than the maximum data volume which an availability of a bank under output can transmit at once are satisfied, and output a decision flag.

[0019] Since processing of the next command is started when an availability more than the maximum data volume which can be transmitted at once is secured, or when the following bank is no longer full, there is no possibility that it may be overwritten even if data of a peak is transmitted to an output FIFO storage with the next command.

[0020] According to other aspects of affairs of this invention, an output FIFO data transfer controller includes a command analysis circuit which writes the data concerned in an output FIFO storage while computing data volume transmitted by analyzing a data transfer instruction by a computing unit to an output FIFO storage. An output FIFO storage outputs a read signal which shows the number of data read when data was read from an output FIFO storage. Data volume with which this output FIFO data transfer controller was further computed by command analysis circuit, Data count circuits which compute an availability of an output FIFO storage, judge whether an availability of an output FIFO storage satisfies predetermined conditions, and output a decision flag from a read signal, A full checking circuit which forbids processing of the next command is included until a decision flag from data count circuits is reset.

[0021] An availability of an output FIFO storage is calculated after instruction processing, and when conditions with the availability are not satisfied, processing of the next command is forbidden. Since the next command is processed after it is checked that there is certainly sufficient availability, there is no possibility that overwrite of data may arise. It is not necessary to perform processing which prevents overwrite of data by a program, and improvement in the speed of processing can be attained.

[0022] An output FIFO storage may also include two or more banks, and may also include only a single bank. In any case, transmission processing of data is accelerable.

[0023] Data volume with which data count circuits were preferably computed by command analysis circuit, From a read signal, an availability of an output FIFO storage is computed, it judges whether conditions of being more than the maximum data volume which an availability of an output FIFO storage can transmit at once are satisfied, and a decision flag is outputted.

[0024] The next command is processed only at the time more than the maximum data volume which an availability of an output FIFO storage can transmit at once. Therefore, even if data volume transmitted with the next command is the maximum data volume, there is no possibility that overwrite of data may arise. Therefore, it is unnecessary to perform processing for avoiding overwrite of data in a program, and it can accelerate processing.

[0025]

[Embodiment of the Invention] With reference to embodiment 1 drawing 1, the processor 30 containing the output FIFO data transfer controller concerning the embodiment of the invention 1 is provided with the following.

Two or more computing units 40.

The output FIFO data transfer controller 42 which receives the data in which this computing unit 40 is outputted.

Output FIFO44 which consists of two or more banks for being controlled by the output FIFO data transfer controller 42, holding the data from the computing unit 40 temporarily, and transmitting to the output unit 46.

[0026]The output FIFO data transfer controller 42 is provided with the following.

The instruction analyzing section 50 which computes the data number (m) which analyzes the write-in command to output FIFO44, and is outputted to output FIFO44 with the command concerned.

The data counting part 52 for counting the data currently written in each bank of output FIFO44. The check flag generation part 54 which generates the flag for investigating whether the bank of output FIFO44 is in a Full state.

The Full check part 56 for investigating whether the size of the free space of output FIFO44 has satisfied predetermined conditions, and forbidding the processing to the next command by the instruction analyzing section 50 according to the result.

[0027]With reference to drawing 2, this output FIFO data transfer controller 42 operates as follows. First, the instruction analyzing section 50 computes the number of the data which analyzes a command and then should be written in output FIFO44 (m) (S11), and writes this data in output FIFO44. The data counting part 52 adds the value of m to the value of the counter in which the number of the data currently written in each bank of output FIFO44 is shown. That is, the value Counter of a counter is calculated by the following formulas (S21).

[0028]Counter = Counter+m -- (1) check-flag generation part 54 compares the number (NN=N-M) which subtracted from the value Counter of a counter, and the size (N) of output FIFO44 the maximum number (M) of the data which can be written in with one command. When the value Counter of a counter is more than NN, the check flag generation part 54 sets the check flag fullcheck, and, in other cases, resets it (S13). If this is written in accordance with the notation of the C language, it will become as follows.

[0029]

fullcheck = (NN=(N-M))<=counter) ? 1:0 -- the (2) Full check part 56, A logical product with the check flag fullcheck which flag OFIFO\_full\_flag (set to 0 when other [ it cannot do, and ], 1 and) which shows whether the writing to the bank next to output FIFO44 is made, and the check flag generation part 54 generated is taken (S14). And as a result, it is judged whether OFIFO\_full is 1 (S15). When result OFIFO\_full is 1, processing returns to S14 (it is "YES" at S15). As a result, processing of S14 and S15 is repeated until the data of output FIFO44 is read and OFIFO\_full\_flag is reset, and processing of the command which writes in the next data of output FIFO44 is stopped. As for OFIFO\_full\_flag, N-1 in the bank of N FIFO shall be set, when data was written in, all the data is in the state which has not been read yet and data is written in the Nth bank for the first time.

[0030]If the result of a judgment of S15 serves as "NO", processing will return to S11, and processing to the next command is performed.

[0031]By having such composition, the number of the data written in output FIFO44 counts, before writing data in output FIFO44, and it is investigated in the end of a bank whether the size of the free space of output FIFO44 has always satisfied predetermined conditions. When data transfer which straddles the boundary of a bank occurs, it becomes unnecessary as a result, to be able to judge whether there is any possibility that a bank may serve as Full at high speed by hardware, and to judge whether a bank is Full by the program side. Software processing with

slow processing speed is avoided, and a data transfer rate can be raised.

[0032]A concrete example is given and operation of the output FIFO data transfer controller of this Embodiment 1 is explained.

[0033]As shown in drawing 3, output FIFO44 shall be [ the size of each bank ] 32 including four banks Bank 1-4. At this time, the value of  $NN=N-M$  shown in a formula (2) is  $NN=32-4=28$ .

Therefore, when it comes to  $Counter \geq 28$ , fullcheck is set.

[0034]Data shall be finishing (unread appearance) in writing at the portion shown with the slash in drawing 3. That is, the banks 1, 3, and 4 shall be write-in ending altogether, only the bank 2 shall write them in by 25 pieces, they shall be ending, and shall be unread appearance. The number of computing units shall be four and a maximum of four data shall be simultaneously transmitted with one command. The bank under writing is the bank 2. Since the writing to the following bank (bank 3) is not made at this time, OFIFO\_full\_flag is set.

[0035]In this state, the following commands shall be published in order and the state of output FIFO44 at that time is explained.

[0036]

Data transfer (1) (S11: drawing 2) of C:4 data transfer instructions of B:3 data transfer instructions of A:1 command

The Full check part 56 analyzes the command A, and  $m=1$  is calculated. One data is written in output FIFO44 (drawing 4).

[0037](2)(S12)

$Counter=Counter+1$  is calculated in the data counting part 52. Therefore,  $Counter=25+1=26$  is calculated.

[0038](3)(S13)

In the check flag generation part 54, since  $Counter \geq 28$  is not realized, fullcheck is not set.

[0039](4) (S14, 15)

Since fullcheck is 0, processing returns to S11 as a result of the judgment in the check flag generation part 54.

[0040](5)(S11)

In the instruction analyzing section 50, the next command (command B) is analyzed and  $m=3$  is calculated. Furthermore, three data is written in to output FIFO44 (drawing 5).

[0041](6)(S12)

$Counter=26+3=29$  is calculated in the data counting part 52.

[0042](7)(S13)

In the check flag generation part 54, since  $Counter \geq 28$  is realized, fullcheck is set.

[0043](8)(S14)

In the Full check part 56, since fullcheck is 1 also in 1 and OFIFO\_full\_flag, OFIFO\_full is set to one.

[0044](9)(S15)

processing (S14 and S15) of the Full check part 56 is repeated [ since OFIFO\_full is 1, ] until OFIFO\_full\_flag is reset, and the data of the bank 3 of output FIFO44 is read namely,. The data of the bank 3 is read, and if OFIFO\_full\_flag is reset, processing will return to S11 as a result of the judgment by the Full check part 56. The state of output FIFO44 at this time is shown in drawing 6.

[0045](10)(S11)

The instruction analyzing section 50 analyzes the next command C, calculates  $m=4$ , and writes in four data to output FIFO44.

[0046](11)(S12)

Counter=29+4=33 is calculated in the data counting part 52.

[0047](12)(S13)

Since Counter $\geq$ 28 is realized, the check flag generation part 54 sets fullcheck.

[0048](13)(S14)

OFIFO\_full\_flag is 0. Therefore, OFIFO\_full which is a decision result of the Full check part 56 is also set to zero.

[0049](14)(S15)

Since OFIFO\_full is 0, it returns to S11 (drawing 7). When data transfer is performed by next command, the data of the bank 3 is already read-out settled. Therefore, there is no possibility that overwrite of data may arise.

[0050]As mentioned above, according to the output FIFO data transfer controller 42 of this embodiment, when writing data in output FIFO44, it asks for that data number and the size of the free space of that bank was investigated in the end of a bank. And when a bank may be straddled and data may be written in, the next command is not received until it will be in the state where data transfer to output FIFO44 can be performed certainly. Therefore, even if the writing of data which straddles generates a bank, overflow can be avoided, and there is no possibility that it may be overwritten by the data which is not read. Therefore, it is not necessary to take the policy for preventing overwrite of such data by the program side. As a result, improvement in data transfer processing speed can be aimed at.

[0051]At Embodiment 1 described on Embodiment 2, it can transmit well with the composition which output FIFO44 consists of two or more banks, therefore was described above. However, OFIFO\_full\_flag will not be reset, if data is also partly written in even if it is a case where this bank has free space actually when only one piece has a bank and output FIFO tends to apply the same method as Embodiment 1. In the meantime, the writing of data stops. Therefore, there is a possibility that data transfer processing speed may fall.

[0052]The output FIFO data transfer controller explained in this Embodiment 2 is improved so that data transfer may be performed at high speed, even when the bank of output FIFO is one. Therefore, according to this Embodiment 2, it investigates how much free space not only the flag that shows [ in which FIFO will only make it empty completely ] whether it comes out but FIFO has, when there is free space, OFIFO\_full\_flag is reset, and when there is nothing, it sets. The output FIFO data transfer controller applied to this Embodiment 2 below is explained in detail.

[0053]With reference to drawing 8, the processor 70 containing the output FIFO data transfer controller 72 concerning this Embodiment 2 is provided with the following.

Computing unit 40.

Output FIFO data transfer controller 72.

Output FIFO74 for consisting of one bank and outputting the data from the output FIFO data transfer controller 72 to the output unit 46.

[0054]The output FIFO data transfer controller 72 is provided with the following.

The instruction analyzing section 80 for analyzing the write instruction of output FIFO74.

The data counting part 82 for investigating whether output FIFO74 has free space.

The Full check part 86 for investigating whether output FIFO74 is in a Full state.

[0055]With reference to drawing 9, the output FIFO data transfer controller 72 operates as follows. If the write instruction of the data from the computing unit 40 to output FIFO74 is

received, the instruction analyzing section 80 will ask for the data number (m) written in, and will write data in output FIFO74 (S21). The data counting part 82 adds the value m which the instruction analyzing section 80 calculated to the value num of the counter showing the data number stored in output FIFO74 which he is maintaining. That is, the following calculations are performed (S22).

[0056]num=num+m Further, --(4) data counting part 82 subtracts only the read number (referred to as r.) from the value num of a counter, when data is read from output FIFO74. That is, the following calculations are performed (S23).

[0057]num=num-r -- (5) data counting part 82 judges whether it is more than the value (N-M) in which the value of the value num of the counter produced by calculating in this way subtracted from the size (N) of output FIFO74 the maximum number (M) of the data which can be transmitted with one command (S24). If it is num>N-M, flag OFIFO\_full\_flag\_m will be set, and OFIFO\_full\_flag\_m will be reset if it is except it (S24). If this is expressed in accordance with the notation of the C language, it will become as follows.

[0058]

OFIFO\_full\_flag\_m=(num>=N-M) ? 1:0 -- (6) and the Full check part 86 repeat processing of S23-S25 until it will return to S23 (S25) and OFIFO\_full\_flag\_m will be reset, if

OFIFO\_full\_flag\_m is 1. That is, the output FIFO data transfer controller 72 does not receive the next command until data is read from output FIFO74 and the conditional expression in a formula (6) stops concluding. If the conditional expression in a formula (6) is concluded, control will return to S21 and will process the next command.

[0059]A concrete example explains operation of this output FIFO data transfer controller 72. As shown in drawing 10, size shall have one bank by 32 output FIFO74. As for the number of the computing units 40, four, therefore a maximum of four data shall be transmitted simultaneously. NN=N-M of a formula (6) is set to NN=32-4=8 at this time. Namely, the output FIFO data transfer controller 72 sets OFIFO\_full\_flag\_m at the time of num>=28.

[0060]For example, as shown in drawing 10, 25 data is written in output FIFO74, and the case where one piece is not read, either is assumed (num=25). At this time, the following commands shall be published and two data shall be read between the command A and the command B.

[0061]

A:1 command transmission (two-piece read-out)

According to concrete operation, the state of output FIFO74 changes as follows at the time of C:4 B:3 command transfer command \*\*\*\*\*.

[0062](1) (S21)

The command A is analyzed in the instruction analyzing section 80, and m= 1 is calculated. One data is written in output FIFO74.

[0063](2)(S22)

num=25+1=26 is calculated in the data counting part 82 (drawing 11).

[0064](3)(S23)

It answers that two data was read and num=26-2=24 is calculated in the data counting part 82 (drawing 12).

[0065](4)(S24)

Since num>=28 is not satisfied, the Full check part 86 resets OFIFO\_full\_flag\_m.

[0066](5)(S25)

Since OFIFO\_full\_flag\_m is 0, control returns to S21 and processing of the next command (command B) is started.

[0067](6)(S21)

The instruction analyzing section 80 analyzes the command B, and  $m=3$  is calculated. Three data is written in output FIFO74.

[0068](7) (S22, S23)

$\text{num}=24+3=27$  is calculated in the data counting part 82. There is no read-out of data and it is  $r=0$ . Therefore, it is  $\text{num}=27$  (drawing 13).

[0069](8)(S24)

Since  $\text{num} \geq 28$  is not satisfied, the Full check part 86 resets  $\text{OFIFO\_full\_flag\_m}$ .

[0070](9)(S25)

Since  $\text{OFIFO\_full\_flag\_m}$  is 0, control returns to S21 and processing of the next command (command C) is started.

[0071](10)(S21)

The instruction analyzing section 80 analyzes the command C, and  $m=4$  is calculated. Four data is written in output FIFO74.

[0072](11) (S22, S23)

$\text{num}=\text{num}+m=27+4=31$  is calculated in the data counting part 82 (drawing 14).

[0073](12)(S24)

Since  $\text{num} \geq 28$  is realized, the Full check part 86 sets  $\text{OFIFO\_full\_flag\_m}$ .

[0074](13)(S25)

Since  $\text{OFIFO\_full\_flag\_m}$  is 1, the Full check part 86 repeats processing of S23-S25 until  $\text{OFIFO\_full\_flag\_m}$  is set to one. If four or more data is read from output FIFO74,  $\text{OFIFO\_full\_flag\_m}$  is reset and it is set to 0 (drawing 15), control will return to S21 and processing of the next command will be started further.

[0075]As mentioned above, with the device of this embodiment, it investigates whether output FIFO74 has free space, and if there is even sufficient free space, before all the data will be read, data can be written in output FIFO74. As a result, a possibility that the writing of output FIFO74 may stop can decrease and data transfer processing speed can be raised, using output FIFO74 efficiently.

[0076]According to Embodiment 2 described on Embodiment 3, the number of banks of output FIFO is 1, and improvement in data transfer processing speed is aimed at by investigating whether as so described above, there is any sufficient free space. However, the technique of investigating whether there is any sufficient free space for output FIFO is not a reason which can be applied only when the number of banks of output FIFO is 1, and also when the number of banks is plurality, it can be applied. Embodiment 3 described below is such an example.

[0077]With reference to drawing 16, the processor 100 which has the output FIFO data transfer controller 112 concerning this Embodiment 3 is provided with the following.

Computing unit 40.

Output FIFO data transfer controller 112.

Output FIFO44 including two or more banks which outputs the data which receives from the output FIFO data transfer controller 112 to the output unit 46.

[0078]The output FIFO data transfer controller 112 is provided with the following.

The instruction analyzing section 120 for analyzing the command received from the computing unit 40.

The data counting part 122 for investigating whether output FIFO44 has free space.

The Full check part 126 for investigating whether output FIFO44 is in a Full state.

[0079]With reference to drawing 17, this output FIFO data transfer controller 112 operates as follows. If the write instruction of the data from the computing unit 40 to output FIFO44 is received, the instruction analyzing section 120 will ask for the data number (m) written in, and will write data in output FIFO44 (S21). The data counting part 122 adds the value m which the instruction analyzing section 120 calculated to the value num of the counter showing the data number stored in output FIFO44 which he is maintaining. That is, the following calculations are performed (S22).

[0080] $num=num+m$  -- Further, when data is read from output FIFO44, only the read number (r) subtracts (4) data counting part 122 from the value num of a counter. That is, the following calculations are performed (S23).

[0081] $num=num-r$  -- The value of the value num of the counter produced by calculating in this way of (5) data counting part 122 is the total size () of each bank of output FIFO44. [  $N*B$  and ] However, B judges whether it is more than the value ( $NN=N*B-M$ ) that subtracted from the number of banks the maximum number (M) of the data which can be transmitted with one command (S24). If it is  $num>N*B-M$ , flag OFIFO\_full\_flag\_m will be set, and OFIFO\_full\_flag\_m will be reset if it is except it (S34). If this is expressed in accordance with the notation of the C language, it will become as follows.

[0082]

$OFIFO\_full\_flag\_m=(num \geq N*B-M) ? 1:0$  -- (7) and the Full check part 126 repeat processing of S23-S25 until it will return to S23 (S25) and OFIFO\_full\_flag\_m will be reset, if OFIFO\_full\_flag\_m is 1. That is, the output FIFO data transfer controller 112 does not receive the next command until data is read from output FIFO44 and the conditional expression in a formula (6) stops concluding. If the conditional expression in a formula (6) is concluded, control will return to S21 and will process the next command.

[0083]The state of output FIFO44 at this time is explained concretely. As shown in drawing 18, output FIFO44 shall have the bank whose size is four of 32 respectively ( $B=4$ ). The number of the computing units 40 shall be four, therefore four data shall be simultaneously transmitted to output FIFO44 ( $M=4$ ). At this time, it is  $NN=N*B-M=32*4-4=124$  of a formula (7). Therefore, OFIFO\_full\_flag\_m is set at the time of  $num \geq 124$ .

[0084]For example, as shown in drawing 18, 121 data shall be written in output FIFO44, and one piece shall not be read, either ( $num=121$ ). And it is assumed that it is that from which the following commands shall be published and output FIFO44 to two data is read between the command A and the command B.

[0085]

A:1 command transmission (two-piece read-out)

According to concrete operation, the state of output FIFO74 changes as follows at the time of C:4 B:3 command transfer command \*\*\*\*\*.

[0086](1) (S21)

The command A is analyzed in the instruction analyzing section 120, and  $m=1$  is calculated. One data is written in output FIFO44.

[0087](2)(S22)

$num=121+1=122$  is calculated in the data counting part 122.

[0088](3)(S23)

It answers that two data was read and  $num=122-2=120$  is calculated in the data counting part 122.



[0089](4)(S34)

Since  $\text{num} \geq 124$  is not satisfied, the Full check part 126 resets  $\text{OFIFO\_full\_flag\_m}$ .

[0090](5)(S25)

Since  $\text{OFIFO\_full\_flag\_m}$  is 0, control returns to S21 and processing of the next command (command B) is started.

[0091](6)(S21)

The instruction analyzing section 120 analyzes the command B, and  $m = 3$  is calculated. Three data is written in output FIFO44.

[0092](7) (S22, S23)

$\text{num} = 120 + 3 = 123$  is calculated in the data counting part 122. There is no read-out of data and it is  $r = 0$ . Therefore, it is  $\text{num} = 123$ .

[0093](8)(S24)

Since  $\text{num} \geq 124$  is not satisfied, the Full check part 126 resets  $\text{OFIFO\_full\_flag\_m}$ .

[0094](9)(S25)

Since  $\text{OFIFO\_full\_flag\_m}$  is 0, control returns to S21 and processing of the next command (command C) is started.

[0095](10)(S21)

The instruction analyzing section 120 analyzes the command C, and  $m = 4$  is calculated. Four data is written in output FIFO44.

[0096](11) (S22, S23)

$\text{num} = \text{num} + m = 123 + 4 = 127$  is calculated in the data counting part 122.

[0097](12)(S24)

Since  $\text{num} \geq 124$  is realized, the Full check part 126 sets  $\text{OFIFO\_full\_flag\_m}$ .

[0098](13)(S25)

Since  $\text{OFIFO\_full\_flag\_m}$  is 1, the Full check part 126 repeats processing of S23-S25 until  $\text{OFIFO\_full\_flag\_m}$  is set to zero. If four or more data is read from output FIFO44,  $\text{OFIFO\_full\_flag\_m}$  is reset and it is set to 0, control will return to S21 and processing of the next command will be started further.

[0099]Also when output FIFO44 has two or more banks, [ in / as mentioned above / the device of this embodiment ] If it judges whether there is any field sufficient for data transfer for output FIFO44 by counting the free space of output FIFO44 and there is sufficient field, data can be written in output FIFO44, without waiting to read all the data of output FIFO44. As a result, data transfer processing speed improvement can be carried out.

[0100]In the embodiment 4 embodiments 1-3, it is investigated whether the number of the data written in each bank of output FIFO was counted, and the size of the free space of output FIFO has satisfied predetermined conditions. There are also the following methods as a means for investigating this free space.

[0101]With reference to drawing 19, the processor 130 concerning this 4th embodiment is changed to the output FIFO data transfer controller 42 of a 1st embodiment shown in drawing 1, and contains the output FIFO data transfer controller 42 and the different output FIFO data transfer controller 132 in that it states below. The output FIFO data transfer controller 132 is changed to the data counting part 52 of the output FIFO data transfer controller 42, and differ in that it has the free space calculation part 144 which investigates the size of the free space of output FIFO44 in accordance with a method which is described below. In drawing 19, the same reference mark is given to the same parts as drawing 1. Those functions and names are also the same. Therefore, the detailed explanation about them is not repeated here.

[0102]With reference to drawing 20, operation of the output FIFO data transfer controller 132 is explained also including the function of the free space calculation part 144. First, the instruction analyzing section 50 computes the number of the data which analyzes a command and then should be written in output FIFO44 (m), and writes this data in output FIFO44 (S11). A free space calculation part subtracts the value of m from the value Counter of the counter in which the number of the data which can be written in each bank of output FIFO44 is shown (an initial value is Counter=N). That is, the value Counter of a counter is calculated by the following formulas (S42).

[0103]The Counter = Counter - m check flag generation part 54 compares the value Counter of a counter with the maximum number (M) of the data which can be written in output FIFO44 with one command. When the value Counter of a counter is less than M, the check flag generation part 54 sets the check flag fullcheck, and, in other cases, resets it (S13). If this is written in accordance with the notation of the C language, it will become as follows.

[0104]fullcheck = (Counter < M) ? The 1:0Full check part 56, A logical product with the check flag fullcheck which flag OFIFO\_full\_flag (set to 0 when other [ it cannot do, and ], 1 and) which shows whether the writing to the bank next to output FIFO44 is made, and the check flag generation part 54 generated is taken (S14). And as a result, it is judged whether OFIFO\_full is 1 (S15).

[0105]Future processings are the same as that of the case of Embodiment 1. The same effect as Embodiment 1 can be acquired also by this Embodiment 4.

[0106]Same modification can be performed also with the embodiment 5 embodiment 2. That is, in Embodiment 2 shown in drawing 8, the data counting part 82 for counting the data number currently written in output FIFO was formed, and it is judged by the full check part 86 whether output FIFO74 is full based on the calculation result. The means for changing to this, computing directly the area size which can be further written in in output FIFO74, and maintaining it from the written-in data number and the read data number, is formed, It can have composition which compares the size in which the writing is possible with the maximum data number that can be written in at a time output FIFO74. The device of Embodiment 5 shown in drawing 21 is such a device. Since hardware composition is the same as that of what was shown in drawing 8 almost, here explains a control flow according to the flow chart of drawing 21. In the following explanation, what was shown in drawing 8 is used as a reference mark of each part. It shall change to the data counting part 82 of drawing 8, and shall have a free space calculation part (not shown).

[0107]With reference to drawing 21, this output FIFO data transfer controller operates as follows. If the write instruction of the data from the computing unit 40 to output FIFO74 is received, the instruction analyzing section 80 will ask for the data number (m) written in, and will write data in output FIFO74 (S21). A free space calculation part subtracts the value m which the instruction analyzing section 80 calculated from the value num of the counter showing the data number which can be written in in output FIFO74 which he is maintaining. That is, the following calculations are performed (S52).

[0108]Further, a num=num - m free space calculation part adds the read number (referred to as r.) to the value num of a counter, when data is read from output FIFO74. That is, the following calculations are performed (S53).

[0109]num=num+r -- The value of the value num of the counter produced by calculating (5) free-space calculation part in this way judges whether it is less than the maximum number (M) of the data which can be transmitted to output FIFO74 with one command (S24). If it is num<M,

flag OFIFO\_full\_flag\_m will be set, and OFIFO\_full\_flag\_m will be reset if it is except it (S54). If this is expressed in accordance with the notation of the C language, it will become as follows.

[0110]

OFIFO\_full\_flag\_m=(num<M) ? 1:0 -- (6) and the Full check part 86 repeat processing of S23-S25 until it will return to S23 (S25) and OFIFO\_full\_flag\_m will be reset, if OFIFO\_full\_flag\_m is 1.

[0111]Future processings are the same as that of the case of Embodiment 2, and can acquire the same effect.

[0112]The same idea is applicable also to Embodiment 3. However, the initial value of num is N\*B in this case.

[0113]With all the points, the embodiment indicated this time is illustration and should be considered not to be restrictive. The range of this invention is shown by the above-mentioned not explanation but claim, and it is meant that a claim, an equivalent meaning, and all the change in within the limits are included.

---

## DESCRIPTION OF DRAWINGS

---

[Brief Description of the Drawings]

[Drawing 1]It is a block diagram of the processor containing the output FIFO data transfer controller concerning the embodiment of the invention 1.

[Drawing 2]It is a flow chart of the control program of the output FIFO data transfer controller concerning the embodiment of the invention 1.

[Drawing 3]It is a mimetic diagram of FIFO for operation of the output FIFO data transfer controller concerning the embodiment of the invention 1 to be shown.

[Drawing 4]It is a mimetic diagram of the bank 2 of FIFO for operation of the output FIFO data transfer controller concerning the embodiment of the invention 1 to be shown.

[Drawing 5]It is a mimetic diagram of the bank 2 of FIFO for operation of the output FIFO data transfer controller concerning the embodiment of the invention 1 to be shown.

[Drawing 6]It is a mimetic diagram of the bank 2 of FIFO for operation of the output FIFO data transfer controller concerning the embodiment of the invention 1 to be shown.

[Drawing 7]It is a mimetic diagram of the bank 2 of FIFO for operation of the output FIFO data transfer controller concerning the embodiment of the invention 1 to be shown.

[Drawing 8]It is a block diagram of the processor containing the output FIFO data transfer controller concerning the embodiment of the invention 2.

[Drawing 9]It is a flow chart of the control program of the output FIFO data transfer controller concerning the embodiment of the invention 2.

[Drawing 10]It is a mimetic diagram of the bank 2 of FIFO for operation of the output FIFO data transfer controller concerning the embodiment of the invention 2 to be shown.

[Drawing 11]It is a mimetic diagram of the bank 2 of FIFO for operation of the output FIFO data transfer controller concerning the embodiment of the invention 2 to be shown.

[Drawing 12]It is a mimetic diagram of the bank 2 of FIFO for operation of the output FIFO data transfer controller concerning the embodiment of the invention 2 to be shown.

[Drawing 13]It is a mimetic diagram of the bank 2 of FIFO for operation of the output FIFO data transfer controller concerning the embodiment of the invention 2 to be shown.

[Drawing 14]It is a mimetic diagram of the bank 2 of FIFO for operation of the output FIFO data transfer controller concerning the embodiment of the invention 2 to be shown.

[Drawing 15] It is a mimetic diagram of the bank 2 of FIFO for operation of the output FIFO data transfer controller concerning the embodiment of the invention 2 to be shown.

[Drawing 16] It is a block diagram of the processor containing the output FIFO data transfer controller concerning the embodiment of the invention 3.

[Drawing 17] It is a flow chart of the control program of the output FIFO data transfer controller concerning the embodiment of the invention 3.

[Drawing 18] It is a mimetic diagram of FIFO for operation of the output FIFO data transfer controller concerning the embodiment of the invention 3 to be shown.

[Drawing 19] It is a block diagram of the processor containing the output FIFO data transfer controller concerning the embodiment of the invention 4.

[Drawing 20] It is a flow chart of the control program of the output FIFO data transfer controller concerning the embodiment of the invention 4.

[Drawing 21] It is a flow chart of the control program of the output FIFO data transfer controller concerning the embodiment of the invention 5.

[Drawing 22] It is a block diagram of the processor containing the output FIFO data transfer controller concerning a Prior art.

[Drawing 23] It is a flow chart of the control program of the output FIFO data transfer controller concerning a Prior art.

[Drawing 24] It is a mimetic diagram of FIFO for operation of the output FIFO data transfer controller concerning a Prior art to be shown.

[Description of Notations]

30 and 70, 100, 130, 140 A processor and 40 Computing unit, 42, 72, 112, 132, 142 output FIFO data transfer controllers, 50 and 80, 120, 150 An instruction analyzing section, and 52 and 82, 122, 152 A data counting part and 54, 154 A check flag generation part, 56, an 86, 126, 156 Full check part, 134 free-space calculation part.

---

[Translation done.]

(51)Int.Cl. <sup>7</sup>	識別記号	F I	データ* (参考)
G 0 6 F 12/02	5 3 0	G 0 6 F 12/02	5 3 0 D 5 B 0 6 0
	5 8 0		5 8 0 A 5 B 0 7 7
5/06	3 1 1	5/06	3 1 1
12/00	5 6 0	12/00	5 6 0 B
	5 9 4		5 9 4

審査請求 未請求 請求項の数 6 O L (全 14 頁) 最終頁に続く

(21)出願番号	特願2000-106780(P2000-106780)	(71)出願人	000006013 三菱電機株式会社 東京都千代田区丸の内二丁目2番3号
(22)出願日	平成12年4月7日(2000. 4. 7)	(72)発明者	小原 淳子 東京都千代田区丸の内二丁目2番3号 三 菱電機株式会社内
		(72)発明者	河合 浩行 東京都千代田区丸の内二丁目2番3号 三 菱電機株式会社内
		(74)代理人	100064746 弁理士 深見 久郎 (外4名)


最終頁に続く

(54)【発明の名称】 出力F I F Oデータ転送制御装置

(57)【要約】

【課題】 プログラムによるF I F Oの空き領域の確認を不要とし、効率良くF I F O領域を利用することによってデータ転送処理速度を向上させることが可能な出力F I F Oデータ転送制御装置を提供すること。

【解決手段】 出力F I F Oデータ転送制御装置42は、複数のバンクを含む出力F I F O記憶装置44へのデータ転送命令を解析し、転送されるデータ量を算出する命令解析部50と、命令解析部50により算出されたデータ量から出力中のバンクに書込まれたデータ量を算出し、出力中のバンクの空き容量が所定の条件を充足するかどうかを示す判定フラグを出力するデータカウント部52、54と、データカウント部52、54からの判定フラグまたは出力F I F O記憶装置44から出力されるフルフラグがリセットされるまで次の命令の処理を禁止するフルチェック部56を含む。



## 【特許請求の範囲】

【請求項1】 複数のバンクからなり、書込中のバンクの次のバンクがフル状態のときにはフルフラグを出力する機能を有する出力FIFO記憶装置への演算器によるデータ転送命令を解析して、転送されるデータ量を算出するとともに当該データを前記出力FIFO記憶装置に書込む命令解析回路と前記命令解析回路により算出されたデータ量から、出力中のバンクに書込まれたデータ量を算出し、前記出力中のバンクの空き容量が所定の条件を充足するか否かを判定して判定フラグを出力するデータカウント回路と、

前記データカウント回路からの判定フラグまたは前記出力FIFO記憶装置から出力される前記フルフラグがリセットされるまで次の命令の処理を禁止するフルチェック回路とを含む、出力FIFOデータ転送制御装置。

【請求項2】 前記データカウント回路は、前記命令解析回路により算出されたデータ量から、出力中のバンクに書込まれたデータ量を算出し、前記出力中のバンクの空き容量が一回に転送可能な最大データ量以上であるという条件が充足されるか否かを判定して判定フラグを出力する、請求項1に記載の出力FIFOデータ転送制御装置。

【請求項3】 データが読み出されると読み出されたデータの個数を示す読出信号を出力する出力FIFO記憶装置への演算器によるデータ転送命令を解析して、転送されるデータ量を算出するとともに当該データを前記出力FIFO記憶装置に書込む命令解析回路と、

前記命令解析回路により算出されたデータ量と、前記読出信号とから、前記出力FIFO記憶装置の空き容量を算出し、前記出力FIFO記憶装置の空き容量が所定の条件を充足するか否かを判定して判定フラグを出力するデータカウント回路と、

前記データカウント回路からの判定フラグがリセットされるまで次の命令の処理を禁止するフルチェック回路とを含む、出力FIFOデータ転送制御装置。

【請求項4】 前記出力FIFO記憶装置は複数のバンクを含む、請求項3に記載の出力FIFOデータ転送制御装置。

【請求項5】 前記出力FIFO記憶装置は単一のバンクを含む、請求項3に記載の出力FIFOデータ転送制御装置。

【請求項6】 前記データカウント回路は、前記命令解析回路により算出されたデータ量と、前記読出信号とから、前記出力FIFO記憶装置の空き容量を算出し、前記出力FIFO記憶装置の空き容量が1回に転送可能な最大データ量以上であるという条件が充足されるか否かを判定して判定フラグを出力する、請求項3～請求項5のいずれかに記載の出力FIFOデータ転送制御装置。

## 【発明の詳細な説明】

## 【0001】

【発明の属する技術分野】この発明は、複数の演算器を持つプロセッサにおいて、1つの命令により任意の数のデータを先入先出記憶装置（以下単に「FIFO」と呼ぶ。）を介して出力装置に転送する際の転送を制御するための出力FIFOデータ転送制御装置に関し、特に、FIFOのオーバーフローを防止することが可能な出力FIFOデータ転送制御装置に関する。

## 【0002】

【従来の技術】複数の演算器を有するプロセッサなどにおいて、出力装置との処理タイミングの相違を吸収したりするために、FIFOが使用される。図22を参照して、従来の技術にかかるプロセッサ140は、複数の演算器40と、演算器40の出力を受ける出力FIFOデータ転送制御装置142と、出力FIFOデータ転送制御装置142の出力を一時保持し、出力装置46に出力するための出力FIFO44を含む。

【0003】出力FIFOデータ転送制御装置142は、出力FIFO44への書込み命令を解析するための命令解析部150と、出力FIFO44に書込まれたデータの数をカウントするためのデータカウント部152と、出力FIFO44がFullか否かを調べるためのフラグを生成するためのチェックフラグ生成部154と、チェックフラグ生成部154が生成したFullフラグに基づいて出力FIFO44がFull状態か否かを判定するためのFullチェック部156を含む。

【0004】図23を参照して、この出力FIFOデータ転送制御装置142は以下のように動作する。まず命令解析部150が、演算器40からの出力FIFO44への書込命令を解析し、出力FIFO44にデータを書込む（ステップ1。なお以下の説明では「ステップ」を単に「S」と記載する。）。データカウント部152は、命令解析部150によって出力FIFO44にデータが書込まれるたびにカウントをインクリメントする（S2）ことにより出力FIFO44に書込まれたデータ数をカウントする。チェックフラグ生成部154は、データカウント部152のカウントの値が出力FIFO44のサイズ以上の場合にはチェックフラグ（fullcheck）をセットする。

【0005】一方出力FIFO44においては、現在書込中のバンクの次のバンクへの書込ができないときには、フラグOFIFO\_full\_flagをセットすることによりそれを示す。Fullチェック部156は、OFIFO\_full\_flagとfullcheckとの論理積をとり、その結果が1の場合には出力FIFO44への書込が不可であると判定してフラグfullcheckの値を1に設定する（S3）。したがってこの場合、Fullチェック部156は、出力FIFO44の次のバンクのデータが全て読み出され次のバンクが空となるまで（すなわちOFIFO\_full\_flagが0になるまで）、次の命令による出力FIFO44への書込を止める（S5）。

## 【0006】

【発明が解決しようとする課題】この従来の方法では、たとえば出力FIFO44のあるバンクの最後にデータが書込まれてバンクの最後に達したことが検出された後に、次のバンクにデータを書込むことができるか否かを判定している。すなわち、バンクの終わりにデータが書込まれた後で、次のバンクへのデータの書込が可能か否かが判定される。

【0007】そのため、従来の方法では、1命令で複数のバンクにまたがって格納しなければならないデータ転送が生じると、Fullチェック部156によって次のバンクへの書込が不可能であるという判定がなされている場合にも、その書込を止めることができないという問題があった。

【0008】こうした問題を解決するために従来は、プロセッサが実行するプログラム側で、出力FIFO44にデータを書込む処理を行なう前に、必ず出力FIFO44のFull状態をチェックする必要があった。このチェック処理のため、従来の出力FIFOデータ転送制御装置を用いた場合にはデータ処理転送速度の低下が引き起こされている。

【0009】たとえば、図24を参照して、出力FIFO44が4バンク構成であると想定する。図示されるように、バンク2の最後にデータ1個分の空きがあるが、バンク3は全て書き込み済みであるものとする。このとき、従来の方法では、バンク2の最後のデータが書込まれた時点でFullチェックを行なっている。そのためたとえばバンク2の最後のデータを書込む命令が2個以上のデータ（たとえば3個のデータ）を転送するような命令であった場合には、バンク3の2個分のデータが、まだ読み出されていないにもかかわらず書き込まれてしまうことになる。

【0010】こうした問題が生じないようにするためには、前述したとおりプログラム側で転送の前に出力FIFO44がFullか否かをチェックする必要がある。場合によっては、命令発行のたびに毎回このチェックを行なう必要が生じることもある。

【0011】こうした問題を解決するための一つの提案が特開平11-161467号公報に開示されている。この公報に開示の技術では、メモリをある境界で二つのブロックに分け、それぞれを別のFIFOとして使用している。そしてそれぞれのFIFOの次の書き込み位置の算出（次アドレスの決定）方法を工夫して書き込み／読出制御回路の回路構成が複雑になるのを防止しているとともに、各FIFOごとに、次に書込まれるデータの大きさと空き領域とを比較して、それぞれ空き領域が不足しているか否か、書込が可能か否かを判定している。

【0012】しかしこの技術では、FIFOの数が2つに限定されているために、大容量のデータを扱うことができない。また、二つのブロックが別々のFIFOとし

て使用されているため、メモリ領域の使用効率が悪いという問題がある。

【0013】また、特開昭63-167949号公報は、直列に接続された複数個のFIFOで構成される効率のよいデータ転送システムを開示している。この技術では、FIFO毎に、FIFOバッファがエンプティか否かを示す情報を持ち、それによってFIFO全体としてどの程度の空き領域があるかを把握している。そして、こうして得られた空き領域の大きさと転送データの大きさとを比較して空き領域の方が大きい場合にのみデータをFIFOバッファに書込んでいる。

【0014】しかしこの技術では、FIFO毎に、エンプティか否かを示す情報を持ち、かつ一つのFIFOに一つでもデータが書込まれるとそのFIFOはエンプティでないとされる。そのため、実際にはまだ空き領域をもつFIFOでもその領域を使用することができない場合が生ずる。そのためにやはりFIFOの領域全体を効率良く使用できずその結果転送効率も低下するという問題がある。

【0015】それゆえに本発明の目的は、プログラムによるFIFOの空き領域不要とし、効率良くFIFO領域を利用することによってデータ転送処理速度を向上させることが可能な出力FIFOデータ転送制御装置を提供することである。

## 【0016】

【課題を解決するための手段】この発明にかかる出力FIFOデータ転送制御装置は、複数個のバンクからなる出力FIFO記憶装置への演算器によるデータ転送命令を解析して、転送されるデータ量を算出するとともに当該データを出力FIFO記憶装置に書込む命令解析回路を含む。出力FIFO記憶装置は、書込中のバンクの次のバンクがフル状態のときにはフルフラグを出力する機能を有する。この出力FIFOデータ転送制御装置はさらに、命令解析回路により算出されたデータ量から、出力中のバンクに書込まれたデータ量を算出し、出力中のバンクの空き容量が所定の条件を充足するか否かを判定して判定フラグを出力するデータカウント回路と、データカウント回路からの判定フラグまたは出力FIFO記憶装置から出力されるフルフラグがリセットされるまで次の命令の処理を禁止するフルチェック回路とを含む。

【0017】命令処理後、出力FIFO記憶装置の出力中のバンクの空き容量を計算し、その空き容量がある条件を充足しておらず、かつ次のバンクがフル状態である場合には、次の命令の処理が禁止される。バンクの最後まで到達する前に、次のデータを書込んでも不都合がないか否かが判定されるため、データの上書きが生ずるおそれはない。このとき、複数個のバンクの各々についてフルか否かを判定する必要はない。またプログラムでデータの上書きを防止する処理を行なう必要もない。

【0018】好ましくは、データカウント回路は、命令

解析回路により算出されたデータ量から、出力中のバンクに書込まれたデータ量を算出し、出力中のバンクの空き容量が一回に転送可能な最大データ量以上であるという条件が充足されるか否かを判定して判定フラグを出力する。

【0019】一回に転送可能な最大データ量以上の空き容量が確保されたとき、または次のバンクがフルでなくなったときに次の命令の処理が開始されるので、次の命令で最大量のデータが出力FIFO記憶装置に転送されても上書きされたりするおそれはない。

【0020】この発明の他の局面によれば、出力FIFOデータ転送制御装置は、出力FIFO記憶装置への演算器によるデータ転送命令を解析して、転送されるデータ量を算出するとともに当該データを出力FIFO記憶装置に書込む命令解析回路を含む。出力FIFO記憶装置は、出力FIFO記憶装置からデータが読み出されると読み出されたデータの個数を示す読出信号を出力する。この出力FIFOデータ転送制御装置はさらに、命令解析回路により算出されたデータ量と、読出信号とから、出力FIFO記憶装置の空き容量を算出し、出力FIFO記憶装置の空き容量が所定の条件を充足するか否かを判定して判定フラグを出力するデータカウント回路と、データカウント回路からの判定フラグがリセットされるまで次の命令の処理を禁止するフルチェック回路とを含む。

【0021】命令処理後、出力FIFO記憶装置の空き容量を計算し、その空き容量がある条件を充足していない場合には、次の命令の処理が禁止される。必ず十分な空き容量があることが確認されてから次の命令が処理されるため、データの上書きが生ずるおそれはない。またプログラムでデータの上書きを防止する処理を行なう必要もなく、処理の高速化を図ることができる。

【0022】出力FIFO記憶装置は複数個のバンクを含んでもよいし、単一のバンクのみ含んでもよい。いずれの場合にも、データの転送処理を高速化することができる。

【0023】好ましくは、データカウント回路は、命令解析回路により算出されたデータ量と、読出信号とから、出力FIFO記憶装置の空き容量を算出し、出力FIFO記憶装置の空き容量が1回に転送可能な最大データ量以上であるという条件が充足されるか否かを判定して判定フラグを出力する。

【0024】出力FIFO記憶装置の空き容量が1回に転送可能な最大データ量以上のときのみ次の命令が処理される。したがって、次の命令で転送されるデータ量が最大データ量であったとしてもデータの上書きが生ずるおそれはない。そのためプログラムにおいてデータの上書きを回避するための処理を行なうことが不要で、処理を高速化することができる。

【0025】

#### 【発明の実施の形態】実施の形態1

図1を参照して、本発明の実施の形態1にかかる出力FIFOデータ転送制御装置を含むプロセッサ30は、複数個の演算器40と、この演算器40の出力されるデータを受ける出力FIFOデータ転送制御装置42と、出力FIFOデータ転送制御装置42によって制御され、演算器40からのデータを一時保持して出力装置46に転送するための、複数個のバンクからなる出力FIFO44を含む。

【0026】出力FIFOデータ転送制御装置42は、出力FIFO44への書込命令を解析し、当該命令によって出力FIFO44に出力されるデータ数(m)を算出する命令解析部50と、出力FIFO44の各バンクに書込まれているデータをカウントするためのデータカウント部52と、出力FIFO44のバンクがFull状態か否かを調べるためのフラグを生成するチェックフラグ生成部54と、出力FIFO44の空き領域の大きさが所定の条件を充足しているか否かを調べ、その結果に応じて命令解析部50による次の命令に対する処理を禁止するためのFullチェック部56を含む。

【0027】図2を参照して、この出力FIFOデータ転送制御装置42は以下のように動作する。まず命令解析部50は、命令を解析して次に出力FIFO44に書込まれるべきデータの数(m)を算出し(S11)、このデータを出力FIFO44に書込む。データカウント部52は、出力FIFO44の各バンクに書込まれているデータの数を示すカウンタの値にmの値を加算する。すなわち、以下の式によってカウンタの値Counterを計算する(S21)。

$$\text{【0028】} \text{Counter} = \text{Counter} + m \quad \cdots(1)$$

チェックフラグ生成部54は、カウンタの値Counterと、出力FIFO44のサイズ(N)から1命令で書込めるデータの最大数(M)を減算した数(NN=N-M)とを比較する。チェックフラグ生成部54は、カウンタの値CounterがNN以上の場合には、チェックフラグfullcheckをセットし、他の場合にはリセットする(S13)。これをC言語の記法にしたがって書けば以下のとおりとなる。

【0029】

$$\text{fullcheck} = (\text{NN}=(\text{N}-\text{M})) \leq \text{counter} ? 1:0 \quad \cdots(2)$$

Fullチェック部56は、出力FIFO44の次のバンクへの書込みができるか否かを示すフラグOFIFO\_full\_flag(できないとき1、それ以外のとき0となるものとする。)とチェックフラグ生成部54が生成したチェックフラグfullcheckとの論理積をとる(S14)。そしてこの結果OFIFO\_fullが1か否かを判定する(S15)。結果OFIFO\_fullが1のときには、処理はS14に戻る(S15にて「YES」)。その結果、出力FIFO44のデータが読出されてOFIFO\_full\_flagがリセットされるまでS14およびS15の処理が繰返され、出



力FIFO44への次のデータの書き込みをする命令の処理が止められる。なおOFIFO\_full\_flagは、N個のFIFOのバンクのうち、N-1個まではデータが書き込まれており、全てのデータがまだ読出されていない状態で、N番目のバンクにデータが初めて書き込まれたときにセットされるものとする。

【0030】S15の判定の結果が「NO」となると処理はS11に戻り、次の命令に対する処理が行なわれる。

【0031】このような構成とすることにより、出力FIFO44に書き込まれるデータの数、データを出力FIFO44に書き込む前にカウントされ、バンクの終わりには必ず出力FIFO44の空き領域の大きさが所定の条件を充足しているか否かが調べられる。その結果、バンクの境界をまたがるようなデータ転送があった場合に、ハードウェアにより高速にバンクがFullとなるおそれがあるか否かを判定することができプログラム側でバンクがFullか否かを判定する必要がなくなる。処理速度の遅いソフトウェア処理が避けられ、データ転送速度を向上させることができる。

【0032】この実施の形態1の出力FIFOデータ転送制御装置の動作を具体的な例をあげて説明する。

【0033】図3に示すように出力FIFO44が4つのバンクBank1~4を含み、各バンクのサイズが32であるものとする。この時、式(2)に示す $NN=N-M$ の値は $NN=32-4=28$ である。したがってCounter $\geq 28$ となるとfullcheckがセットされる。

【0034】図3において斜線で示した部分にはデータが書き込み済み(未読出)であるものとする。すなわち、バンク1、3、4は全て書き込み済みであり、バンク2のみが25個分だけ書き込み済みであり未読出であるものとする。演算器の数は4つで、1命令で最大4個のデータが同時に転送される可能性があるものとする。書込中のバンクはバンク2である。このとき、次のバンク(バンク3)への書込はできないので、OFIFO\_full\_flagはセットされている。

【0035】この状態で以下のような命令が順に発行されるものとし、そのときの出力FIFO44の状態について説明する。

【0036】

命令A：1個のデータ転送

命令B：3個のデータ転送

命令C：4個のデータ転送

(1)(S11:図2)

Fullチェック部56が命令Aを解析し、 $m=1$ を求める。出力FIFO44にデータを1個書込む(図4)。

【0037】(2)(S12)

データカウント部52においてCounter=Counter+1が計算される。したがってCounter=25+1=26が求められる。

【0038】(3)(S13)

チェックフラグ生成部54において、Counter $\geq 28$ が成り立たないので、fullcheckはセットされない。

【0039】(4)(S14、15)

fullcheckが0であるので、チェックフラグ生成部54における判定の結果、処理はS11に戻る。

【0040】(5)(S11)

命令解析部50において、次の命令(命令B)を解析し、 $m=3$ を求める。さらに出力FIFO44に対してデータを3個書込む(図5)。

【0041】(6)(S12)

データカウント部52においてCounter=26+3=29を求める。

【0042】(7)(S13)

チェックフラグ生成部54において、Counter $\geq 28$ が成り立つのでfullcheckがセットされる。

【0043】(8)(S14)

Fullチェック部56において、fullcheckが1、OFIFO\_full\_flagも1であるのでOFIFO\_fullは1となる。

【0044】(9)(S15)

OFIFO\_fullが1であるので、OFIFO\_full\_flagがリセットされるまで(すなわち出力FIFO44のバンク3のデータが読み出されるまで)、Fullチェック部56の処理(S14およびS15)を繰返す。バンク3のデータが読み出され、OFIFO\_full\_flagがリセットされるとFullチェック部56での判定の結果処理はS11に戻る。このときの出力FIFO44の状態を図6に示す。

【0045】(10)(S11)

命令解析部50が次の命令Cを解析し、 $m=4$ を求め、出力FIFO44に対して4個のデータを書込む。

【0046】(11)(S12)

データカウント部52においてCounter=29+4=33が求められる。

【0047】(12)(S13)

チェックフラグ生成部54は、Counter $\geq 28$ が成り立つのでfullcheckをセットする。

【0048】(13)(S14)

OFIFO\_full\_flagは0である。したがってFullチェック部56の判定結果であるOFIFO\_fullも0となる。

【0049】(14)(S15)

OFIFO\_fullが0であるためS11に戻る(図7)。この後の命令でデータ転送が行なわれる場合には、バンク3のデータは既に読出済みである。したがってデータの上書きが生ずるおそれはない。

【0050】以上のようにこの実施の形態の出力FIFOデータ転送制御装置42によれば、出力FIFO44にデータを書込む際に、そのデータ数を求め、バンクの終わりでそのバンクの空き領域の大きさを調べるようにした。そして、バンクをまたがってデータを書込む可能

性がある場合には、出力FIFO44に対するデータ転送が確実に実行される状態となるまで次の命令を受け取らない。そのため、バンクをまたがるデータの書き込みが発生してもオーバーフローを回避でき、読み出されていないデータに上書きされるおそれはない。したがって、プログラム側でそうしたデータの上書きを防止するための方策をとる必要はない。その結果、データ転送処理速度の向上を図ることができる。

#### 【0051】実施の形態2

上に説明した実施の形態1では、出力FIFO44が複数のバンクからなっており、そのために上記した構成でうまく転送を行なうことができる。ところが、出力FIFOがバンクを1個しか持たないときに実施の形態1と同様の方法を適用しようとすると、このバンクに実際には空き領域がある場合であっても一部でもデータが書込まれているとOFIFO\_full\_flagはリセットされない。その間、データの書込はストップされる。そのためにデータの転送処理速度が低下してしまうおそれがある。

【0052】この実施の形態2において説明する出力FIFOデータ転送制御装置は、出力FIFOのバンクが1つの場合でも高速にデータ転送を行なうよう改良したものである。そのためにこの実施の形態2では、単にFIFOが全く空かそうでないかを示すフラグのみでなく、FIFOにどの程度の空き領域があるかを調べ、空き領域がある場合にはOFIFO\_full\_flagをリセットし、ない場合にはセットする。以下この実施の形態2にかかる出力FIFOデータ転送制御装置について詳細に説明する。

【0053】図8を参照して、この実施の形態2にかかる出力FIFOデータ転送制御装置72を含むプロセッサ70は、演算器40と、出力FIFOデータ転送制御装置72と、一つのバンクからなり、出力FIFOデータ転送制御装置72からのデータを出力装置46に出力するための出力FIFO74とを含む。

【0054】出力FIFOデータ転送制御装置72は、出力FIFO74への書き込み命令を解析するための命令解析部80と、出力FIFO74に空き領域があるか否かを調べるためのデータカウント部82と、出力FIFO74がFull状態か否かを調べるためのFullチェック部86とを含む。

【0055】図9を参照して、出力FIFOデータ転送制御装置72は以下のように動作する。命令解析部80は、演算器40から出力FIFO74へのデータの書き込み命令を受けると、書込まれるデータ数(m)を求め、出力FIFO74にデータを書込む(S21)。データカウント部82は、自分が維持している出力FIFO74内に格納されているデータ数を表わすカウンタの値numに、命令解析部80が求めた値mを加算する。すなわち以下の計算が行なわれる(S22)。

【0056】 $num = num + m \quad \cdots(4)$

データカウント部82はさらに、出力FIFO74からデータが読み出された場合には、読み出された数(rとする。)だけ、カウンタの値numから減算する。すなわち以下の計算が行なわれる(S23)。

【0057】 $num = num - r \quad \cdots(5)$

データカウント部82はこうして計算して得られたカウンタの値numの値が出力FIFO74のサイズ(N)から1命令で転送できるデータの最大数(M)を減算した値(N-M)以上か否かを判定する(S24)。num>N-MであればフラグOFIFO\_full\_flag\_mをセットし、それ以外であればOFIFO\_full\_flag\_mをリセットする(S24)。これをC言語の記法にしたがって表現すると以下のとおりとなる。

【0058】

OFIFO\_full\_flag\_m=(num>=N-M)? 1:0  $\cdots(6)$

そしてFullチェック部86は、OFIFO\_full\_flag\_mが1であればS23に戻り(S25)、OFIFO\_full\_flag\_mがリセットされるまでS23~S25の処理を繰返す。すなわち出力FIFOデータ転送制御装置72は、出力FIFO74からデータが読み出されて式(6)内の条件式が成立しなくなるまで、次の命令を受け取らない。式(6)内の条件式が成立すると制御はS21に戻り、次の命令の処理を行なう。

【0059】この出力FIFOデータ転送制御装置72の動作を具体的な例で説明する。図10に示すように、出力FIFO74はサイズが32で1個のバンクを持つものとする。演算器40の数は4つ、したがって最大4個のデータが同時に転送される可能性があるものとする。このとき、式(6)のNN=N-MはNN=32-4=8となる。すなわち出力FIFOデータ転送制御装置72は、num>=28のときにOFIFO\_full\_flag\_mをセットする。

【0060】たとえば、図10に示すように出力FIFO74に25個のデータが書込まれており、1個も読み出されていない場合を想定する(num=25)。このとき、以下のような命令が発行され、かつ命令Aと命令Bとの間に2個のデータが読み出されるものとする。

【0061】

命令A：1個転送(2個読出)

命令B：3個転送

命令C：4個転送

このとき、具体的な動作にしたがって出力FIFO74の状態は以下のように変化する。

【0062】(1) (S21)

命令解析部80において命令Aが解析され、m=1が求められる。また出力FIFO74にデータが1個書込まれる。

【0063】(2) (S22)

データカウント部82においてnum=25+1=26を求める(図11)。

## 【0064】(3)(S23)

データが2個読み出されたことに応答して、データカウンタ部82において  $num = 26 - 2 = 24$  が計算される(図12)。

## 【0065】(4)(S24)

$num \geq 28$  が満足されないので、Fullチェック部86はOFIFO\_full\_flag\_mをリセットする。

## 【0066】(5)(S25)

OFIFO\_full\_flag\_mが0であるので、制御はS21に戻り次の命令(命令B)の処理が開始される。

## 【0067】(6)(S21)

命令解析部80が命令Bを解析し  $m = 3$  を求める。出力FIFO74にデータが3個書込まれる。

## 【0068】(7)(S22、S23)

データカウンタ部82において  $num = 24 + 3 = 27$  が求められる。データの読出はなく、 $r = 0$  である。したがって  $num = 27$  である(図13)。

## 【0069】(8)(S24)

$num \geq 28$  を満足しないので、Fullチェック部86はOFIFO\_full\_flag\_mをリセットする。

## 【0070】(9)(S25)

OFIFO\_full\_flag\_mが0であるので、制御はS21に戻り、次の命令(命令C)の処理が開始される。

## 【0071】(10)(S21)

命令解析部80が命令Cを解析し  $m = 4$  を求める。出力FIFO74にデータが4個書込まれる。

## 【0072】(11)(S22、S23)

データカウンタ部82において  $num = num + m = 27 + 4 = 31$  が求められる(図14)。

## 【0073】(12)(S24)

$num \geq 28$  が成り立つので、Fullチェック部86はOFIFO\_full\_flag\_mをセットする。

## 【0074】(13)(S25)

OFIFO\_full\_flag\_mが1であるので、Fullチェック部86はOFIFO\_full\_flag\_mが1になるまでS23～S25の処理を繰返す。出力FIFO74からデータが4個以上読み出されてOFIFO\_full\_flag\_mがリセットされ0になれば(図15)、制御はS21に戻りさらに次の命令の処理が開始される。

【0075】以上のようにこの実施の形態の装置では、出力FIFO74に空き領域があるか否かを調べ、十分な空き領域さえあれば全てのデータが読み出される前にデータを出力FIFO74に書込むことができる。その結果、出力FIFO74への書込みが停止するおそれが少なくなり、出力FIFO74を効率良く使用してデータ転送処理速度を向上させることができる。

## 【0076】実施の形態3

上に説明した実施の形態2では、出力FIFOのバンク数が1であり、それ故に上記したように十分な空き領域があるか否かを調べることによってデータ転送処理速度

の向上を図っている。しかし、出力FIFOに十分な空き領域があるか否かを調べる手法は、出力FIFOのバンク数が1のときだけに適用可能なわけではなく、バンク数が複数のときにも適用できる。以下に説明する実施の形態3は、そうした例である。

【0077】図16を参照して、この実施の形態3にかかる出力FIFOデータ転送制御装置112を有するプロセッサ100は、演算器40と、出力FIFOデータ転送制御装置112と、出力FIFOデータ転送制御装置112から受けるデータを出力装置46に出力する、複数のバンクを含む出力FIFO44とを含む。

【0078】出力FIFOデータ転送制御装置112は、演算器40から受ける命令を解析するための命令解析部120と、出力FIFO44に空き領域があるか否かを調べるためのデータカウンタ部122と、出力FIFO44がFull状態か否かを調べるためのFullチェック部126とを含む。

【0079】図17を参照して、この出力FIFOデータ転送制御装置112は以下のように動作する。命令解析部120は、演算器40から出力FIFO44へのデータの書込み命令を受けると、書込まれるデータ数( $m$ )を求め、出力FIFO44にデータを書込む(S21)。データカウンタ部122は、自分が維持している出力FIFO44内に格納されているデータ数を表わすカウンタの値  $num$  に、命令解析部120が求めた値  $m$  を加算する。すなわち以下の計算が行なわれる(S22)。

$$【0080】 num = num + m \quad \cdots (4)$$

データカウンタ部122はさらに、出力FIFO44からデータが読み出された場合には、読み出された数( $r$ )だけ、カウンタの値  $num$  から減算する。すなわち以下の計算が行なわれる(S23)。

$$【0081】 num = num - r \quad \cdots (5)$$

データカウンタ部122はこうして計算して得られたカウンタの値  $num$  の値が出力FIFO44の各バンクのトータルサイズ( $N \times B$ 、ただし  $B$  はバンク数)から1命令で転送できるデータの最大数( $M$ )を減算した値( $NN = N \times B - M$ )以上か否かを判定する(S24)。 $num > N \times B - M$  であればフラグOFIFO\_full\_flag\_mをセットし、それ以外であればOFIFO\_full\_flag\_mをリセットする(S34)。これをC言語の記法にしたがって表現すると以下のとおりとなる。

## 【0082】

$$OFIFO\_full\_flag\_m = (num > N \times B - M) ? 1 : 0 \quad \cdots (7)$$

そしてFullチェック部126は、OFIFO\_full\_flag\_mが1であればS23に戻り(S25)、OFIFO\_full\_flag\_mがリセットされるまでS23～S25の処理を繰返す。すなわち出力FIFOデータ転送制御装置112は、出力FIFO44からデータが読み出されて式

(6)内の条件式が成立しなくなるまで、次の命令を受

付けない。式(6)内の条件式が成立すると制御はS21に戻り、次の命令の処理を行なう。

【0083】このときの出力FIFO44の状態を具体的に説明する。図18に示すように、出力FIFO44が、各々サイズが32の4つのバンクを有するものとする( $B=4$ )。演算器40の数は4つで、したがって同時に4個のデータが出力FIFO44に転送される可能性があるものとする( $M=4$ )。このとき、式(7)の $NN=N*B-M=32*4-4=124$ である。したがって $num \geq 124$ のときにOFIFO\_full\_flag\_mがセットされる。

【0084】たとえば図18に示すように出力FIFO44に121個のデータが書込まれており、1個も読み出されていないものとする( $num=121$ )。そして、以下のような命令が発行されるものとし、かつ命令Aと命令Bとの間には出力FIFO44から2個のデータが読み出されるものと仮定する。

【0085】

命令A：1個転送(2個読出)

命令B：3個転送

命令C：4個転送

このとき、具体的な動作にしたがって出力FIFO74の状態は以下のように変化する。

【0086】(1) (S21)

命令解析部120において命令Aが解析され、 $m=1$ が求められる。また出力FIFO44にデータが1個書込まれる。

【0087】(2) (S22)

データカウント部122において $num=121+1=122$ を求める。

【0088】(3) (S23)

データが2個読み出されたことに応答して、データカウント部122において $num=122-2=120$ が計算される。

【0089】(4) (S34)

$num \geq 124$ が満足されないので、Fullチェック部126はOFIFO\_full\_flag\_mをリセットする。

【0090】(5) (S25)

OFIFO\_full\_flag\_mが0であるので、制御はS21に戻り次の命令(命令B)の処理が開始される。

【0091】(6) (S21)

命令解析部120が命令Bを解析し $m=3$ を求める。出力FIFO44にデータが3個書込まれる。

【0092】(7) (S22、S23)

データカウント部122において $num=120+3=123$ が求められる。データの読出はなく、 $r=0$ である。したがって $num=123$ である。

【0093】(8) (S24)

$num \geq 124$ を満足しないので、Fullチェック部126はOFIFO\_full\_flag\_mをリセットする。

【0094】(9) (S25)

OFIFO\_full\_flag\_mが0であるので、制御はS21に戻り、次の命令(命令C)の処理が開始される。

【0095】(10) (S21)

命令解析部120が命令Cを解析し $m=4$ を求める。出力FIFO44にデータが4個書込まれる。

【0096】(11) (S22、S23)

データカウント部122において $num=num+m=123+4=127$ が求められる。

【0097】(12) (S24)

$num \geq 124$ が成り立つので、Fullチェック部126はOFIFO\_full\_flag\_mをセットする。

【0098】(13) (S25)

OFIFO\_full\_flag\_mが1であるので、Fullチェック部126はOFIFO\_full\_flag\_mが0になるまでS23～S25の処理を繰返す。出力FIFO44からデータが4個以上読み出されてOFIFO\_full\_flag\_mがリセットされ0になれば、制御はS21に戻りさらに次の命令の処理が開始される。

【0099】以上のようにしてこの実施の形態の装置においても、出力FIFO44が複数のバンクを有している場合にも、出力FIFO44の空き領域をカウントすることにより出力FIFO44にデータ転送のために十分な領域があるか否かを判定し、十分な領域があるのであれば、出力FIFO44のデータが全て読み出されるのを待たずにデータを出力FIFO44に書込むことができる。その結果、データ転送処理速度向上させることができる。

【0100】実施の形態4

実施の形態1～3においては、出力FIFOの各バンクに書込まれたデータの数をカウントして、出力FIFOの空き領域の大きさが所定の条件を充足しているか否かを調べる。この空き領域を調べるための手段としては以下の方法もある。

【0101】図19を参照して、この第4の実施の形態にかかるプロセッサ130は、図1に示す第1の実施の形態の出力FIFOデータ転送制御装置42に替えて、以下に述べる点で出力FIFOデータ転送制御装置42と異なる出力FIFOデータ転送制御装置132を含む。出力FIFOデータ転送制御装置132は、出力FIFOデータ転送制御装置42のデータカウント部52に替えて、以下に述べるような方法にしたがって出力FIFO44の空き領域の大きさを調べる空き領域算出部144を有する点のみで異なる。図19において、図1と同じ部品には同じ参照符号を付してある。それらの機能および名称も同一である。したがってここではそれらについての詳細な説明は繰返さない。

【0102】図20を参照して、空き領域算出部144の機能も含めて出力FIFOデータ転送制御装置132の動作について説明する。まず命令解析部50は、命令

を解析して次に出力FIFO44に書込まれるべきデータの数(m)を算出し、このデータを出力FIFO44に書込む(S11)。空き領域算出部は、出力FIFO44の各バンクに書込むことができるデータの数を示すカウンタの値Counter(初期値はCounter=N)からmの値を減算する。すなわち、以下の式によってカウンタの値Counterを計算する(S42)。

【0103】Counter = Counter - m

チェックフラグ生成部54は、カウンタの値Counterと、出力FIFO44に1命令で書込めるデータの最大数(M)とを比較する。チェックフラグ生成部54は、カウンタの値CounterがM未満の場合には、チェックフラグfullcheckをセットし、他の場合にはリセットする(S13)。これをC言語の記法にしたがって書けば以下のとおりとなる。

【0104】fullcheck = (Counter < M) ? 1:0

Fullチェック部56は、出力FIFO44の次のバンクへの書込みができるか否かを示すフラグOFIFO\_full\_flag(できないとき1、それ以外るとき0となるものとする。)とチェックフラグ生成部54が生成したチェックフラグfullcheckとの論理積をとる(S14)。そしてこの結果OFIFO\_fullが1か否かを判定する(S15)。

【0105】以後の処理は実施の形態1の場合と同様である。またこの実施の形態4によっても実施の形態1と同様の効果を得ることができる。

【0106】実施の形態5

実施の形態2についても、同様な変形を行なうことができる。すなわち、図8に示す実施の形態2では、出力FIFOに書込まれているデータ数をカウントするためのデータカウント部82を設け、その計算結果に基づいて出力FIFO74がフルか否かをfullチェック部86で判定している。これに替えて、書込まれたデータ数と読出されたデータ数とから、出力FIFO74においてさらに書込が可能な領域の大きさを直接算出して維持するための手段を設け、その書込が可能な大きさと出力FIFO74に1度に書込むことができる最大のデータ数とを比較するような構成にすることができる。図21に示す実施の形態5の装置はそのような装置である。なおハードウェア的構成は図8に示したものとほぼ同様であるので、ここでは制御の流れを図21のフローチャートにしたがって説明する。なお以下の説明では、各部の参照符号として図8に示したものをを用いる。また、図8のデータカウント部82にかえて空き領域算出部を持つものとする(図示せず)。

【0107】図21を参照して、この出力FIFOデータ転送制御装置は、以下のように動作する。命令解析部80は、演算器40から出力FIFO74へのデータの書込み命令を受けると、書込まれるデータ数(m)を求め、出力FIFO74にデータを書込む(S21)。空

き領域算出部は、自分が維持している出力FIFO74内に書込めるデータ数を表すカウンタの値numから、命令解析部80が求めた値mを減算する。すなわち以下の計算が行なわれる(S52)。

【0108】num = num - m

空き領域算出部はさらに、出力FIFO74からデータが読み出された場合には、読み出された数(rとする。)を、カウンタの値numに加算する。すなわち以下の計算が行なわれる(S53)。

【0109】num = num + r …(5)

空き領域算出部はこうして計算して得られたカウンタの値numの値が、出力FIFO74に1命令で転送できるデータの最大数(M)未満か否かを判定する(S24)。num < MであればフラグOFIFO\_full\_flag\_mをセットし、それ以外であればOFIFO\_full\_flag\_mをリセットする(S54)。これをC言語の記法にしたがって表現すると以下のとおりとなる。

【0110】

OFIFO\_full\_flag\_m = (num < M) ? 1:0 …(6)

そしてFullチェック部86は、OFIFO\_full\_flag\_mが1であればS23に戻り(S25)、OFIFO\_full\_flag\_mがリセットされるまでS23～S25の処理を繰返す。

【0111】以後の処理は実施の形態2の場合と同様であり、同様の効果を得ることができる。

【0112】同様の考えを実施の形態3についても適用することができる。ただしこの場合、numの初期値はN\*Bである。

【0113】今回開示された実施の形態はすべての点で例示であって制限的なものではないと考えられるべきである。本発明の範囲は上記した説明ではなくて特許請求の範囲によって示され、特許請求の範囲と均等の意味および範囲内でのすべての変更が含まれることが意図される。

【0114】

【発明の効果】以上のようにこの発明によれば、バンクの最後まで到達する前に、次のデータを書込んでも不都合がないか否かが必ず判定されるため、データの上書きが生ずるおそれはない。プログラムでデータの上書きを防止する処理を行なう必要もなく、データ転送処理速度の向上を図ることができる。

【0115】一回に転送可能な最大データ量以上の空き容量が確保されたとき、または次のバンクがフルでなくなったときに次の命令の処理が開始されるようにした場合には、次の命令で最大量のデータが出力FIFO記憶装置に転送されても上書きされたりするおそれはないので、プログラムでデータの上書きを防止する処理を行なう必要もなく、データ転送処理速度の向上を図ることができる。

【0116】この発明の他の局面によれば、必ず十分な

空き容量があることが確認されてから次の命令が処理されるため、データの上書きが生ずるおそれはない。またプログラムでデータの上書きを防止する処理を行なう必要もなく、データ転送処理速度の高速化を図ることができる。

【0117】出力FIFO記憶装置が複数個のバンクを含んでいる場合でも、単一のバンクのみ含んでいる場合でも、データ転送処理速度を高速化することができる。

【0118】出力FIFO記憶装置の空き容量が1回に転送可能な最大データ量以上のときのみ次の命令が処理されるようにすると、次の命令で転送されるデータ量が最大データ量であったとしてもデータの上書きが生ずるおそれはない。そのためプログラムにおいてデータの上書きを回避するための処理を行なうことが不要で、データ転送処理速度の高速化を図ることができる。

【図面の簡単な説明】

【図1】 本発明の実施の形態1にかかる出力FIFOデータ転送制御装置を含むプロセッサのブロック図である。

【図2】 本発明の実施の形態1にかかる出力FIFOデータ転送制御装置の制御プログラムのフローチャートである。

【図3】 本発明の実施の形態1にかかる出力FIFOデータ転送制御装置の動作を示すためのFIFOの模式図である。

【図4】 本発明の実施の形態1にかかる出力FIFOデータ転送制御装置の動作を示すためのFIFOのバンク2の模式図である。

【図5】 本発明の実施の形態1にかかる出力FIFOデータ転送制御装置の動作を示すためのFIFOのバンク2の模式図である。

【図6】 本発明の実施の形態1にかかる出力FIFOデータ転送制御装置の動作を示すためのFIFOのバンク2の模式図である。

【図7】 本発明の実施の形態1にかかる出力FIFOデータ転送制御装置の動作を示すためのFIFOのバンク2の模式図である。

【図8】 本発明の実施の形態2にかかる出力FIFOデータ転送制御装置を含むプロセッサのブロック図である。

【図9】 本発明の実施の形態2にかかる出力FIFOデータ転送制御装置の制御プログラムのフローチャートである。

【図10】 本発明の実施の形態2にかかる出力FIFOデータ転送制御装置の動作を示すためのFIFOのバンク2の模式図である。

【図11】 本発明の実施の形態2にかかる出力FIFO

データ転送制御装置の動作を示すためのFIFOのバンク2の模式図である。

【図12】 本発明の実施の形態2にかかる出力FIFOデータ転送制御装置の動作を示すためのFIFOのバンク2の模式図である。

【図13】 本発明の実施の形態2にかかる出力FIFOデータ転送制御装置の動作を示すためのFIFOのバンク2の模式図である。

【図14】 本発明の実施の形態2にかかる出力FIFOデータ転送制御装置の動作を示すためのFIFOのバンク2の模式図である。

【図15】 本発明の実施の形態2にかかる出力FIFOデータ転送制御装置の動作を示すためのFIFOのバンク2の模式図である。

【図16】 本発明の実施の形態3にかかる出力FIFOデータ転送制御装置を含むプロセッサのブロック図である。

【図17】 本発明の実施の形態3にかかる出力FIFOデータ転送制御装置の制御プログラムのフローチャートである。

【図18】 本発明の実施の形態3にかかる出力FIFOデータ転送制御装置の動作を示すためのFIFOの模式図である。

【図19】 本発明の実施の形態4にかかる出力FIFOデータ転送制御装置を含むプロセッサのブロック図である。

【図20】 本発明の実施の形態4にかかる出力FIFOデータ転送制御装置の制御プログラムのフローチャートである。

【図21】 本発明の実施の形態5にかかる出力FIFOデータ転送制御装置の制御プログラムのフローチャートである。

【図22】 従来の技術にかかる出力FIFOデータ転送制御装置を含むプロセッサのブロック図である。


【図23】 従来の技術にかかる出力FIFOデータ転送制御装置の制御プログラムのフローチャートである。

【図24】 従来の技術にかかる出力FIFOデータ転送制御装置の動作を示すためのFIFOの模式図である。


【符号の説明】

30, 70, 100, 130, 140 プロセッサ、40 演算器、42, 72, 112, 132, 142 出力FIFOデータ転送制御装置、50, 80, 120, 150 命令解析部、52, 82, 122, 152 データカウント部、54, 154 チェックフラグ生成部、56, 86, 126, 156 Fullチェック部、134 空き領域算出部。


【図1】



【図2】




【図4】




【図5】


【図3】





【図6】




【図10】




【図9】




【図7】




【図12】




【図8】




【図13】




【図14】



【図17】




【図11】







【図15】




【図16】




【図18】




【図19】




【図20】




【図 21】




【図 22】



【図 23】



【図 24】



フロントページの続き

(51)Int.Cl. <sup>7</sup> G 0 6 F 13/38	識別記号 3 1 0	F I G 0 6 F 13/38	(参考) 3 1 0 D
(72)発明者 井上 喜嗣 東京都千代田区丸の内二丁目2番3号 三 菱電機株式会社内	(72)発明者 ロバート・ストライテンベルガー 東京都千代田区丸の内二丁目2番3号 三 菱電機株式会社内	F ターム(参考) 5B060 AA14 AC11 CA17 5B077 AA15 AA45 BA02 DD01 DD12 DD17 DD22 MM03	